


# NM7010B<sup>+</sup> Datasheet (Ver. 1.3)



©2007 WIZnet Co., Inc. All Rights Reserved.

For more information, visit our website at <http://www.wiznet.co.kr>

## Document History Information

Revision	Date	Description
Ver. 1.0	OCTOBER , 2006	Release with NM7010B <sup>+</sup> Launching
Ver. 1.1	June 29, 2007	Add SPI signal Pin description(A14-A11)
Ver.1.2	July 24, 2007	PHY Chip Change (RTL8201CP -> IP101A) For more information, refer to NM7010B+ schematic.
Ver.1.3	January 9, 2008	Add power consumption in Feature



# WIZnet's Online Technical Support

If you have something to ask about WIZnet Products, Write down your question on Q&A Board in WIZnet website ([www.wiznet.co.kr](http://www.wiznet.co.kr)). WIZnet Engineer will give an answer as soon as possible.

The screenshot shows the WIZnet website interface. At the top right, there are links for Home, Sitemap, Contact us, and 한국어. Below the logo is a navigation menu with items: Products, Technology, Technical Q & A, Library, Where to buy, Value Chain, and About us.

The main content area features a large banner for the W5100 chip, stating it is a '3 in 1' solution for embedded Internet, combining TCP/IP Core, MAC, and PHY. It also mentions 'TCP/IP Easy Implementation by Compact & Simple!!'. To the right, there is a 'New Products' section for the WIZ Series with W5100, specifically the Serial-to-Ethernet WIZ100SR, accompanied by an image of the module.

Below the banner are three columns of content:

- Application Reference:** A list of three items with dates: [038] Solar Cell Inverter [2007.07.23], [037] Mobile Base Station [2007.07.09], and [036] Individual Screens in TGV [2007.06.05].
- Solution Provider:** A list of three items with dates: NET7026: Single Board Computer plus Ethernet [2007.07.23], LPC2106 goes network [2007.07.23], and EVB-3150/8051 Evaluation Board [2007.07.13].
- WIZnet News:** A list of three items with dates: [EDN China] W5100 release news, [ET Platform] Fabless Ecosystem in Channel 2.0 Era [2007.07.11], and [CIRCUIT CELLAR July 2007] New Product News [2007.07.02].

On the right side, there are two more sections:

- Serial-to-Ethernet Gateway module WIZ100SR:** Includes the text 'High stability & reliability by W5100 Wiznet Chip' and an image of the module.
- WIZnet Powerful Value Chain Solution Provider:** Includes an icon of a person and a question mark.

A large blue callout 'Click !!' with an arrow points to a 'Technical Support' link in a box at the bottom right of the main content area.

At the bottom of the page, there is a footer with the WIZnet logo, copyright information (© WIZnet Inc. ALL RIGHTS RESERVED. #306 Advanced Tech. R&D Center, 68 Yatap, Bundang, Seongnam, Gyeonggi, 463-816 Korea. TEL: +82-31-789-7900 FAX: +82-31-789-7908 E-MAIL: sales@wiznet.co.kr), and logos for NEC, AMTEL, and MICROCHIP.

## Table of Contents

1.	Introduction .....	5
1.1.	Features .....	5
1.2.	Block Diagram .....	5
2.	Pin Assignments & descriptions .....	6
2.1.	Pin Assignments .....	6
2.2.	Power & Ground .....	7
2.3.	MCU Interfaces .....	8
2.4.	Network status & LEDs .....	10
2.5.	Miscellaneous Signals .....	10
3.	Timing Diagrams .....	11
3.1.	Reset Timing .....	11
3.2.	Register/Memory READ Timing .....	12
3.3.	Register/Memory WRITE Timing .....	13
3.4.	SPI Timing .....	14
4.	Dimensions .....	15
5.	Connector Specification .....	16
6.	Schematic .....	17
7.	Partlists .....	19

# 1. Introduction

NM7010B<sup>+</sup> is the network module that includes W3150A<sup>+</sup> (TCP/IP hardwired chip), Ethernet PHY (IP101A), MAG-JACK (RJ45 with X'FMR) with other glue logics. It can be used as a component and no effort is required to interface W3150A<sup>+</sup> and PHY chip. The NM7010B<sup>+</sup> is an ideal option for users who want to develop their Internet enabling systems rapidly.


NM7010B<sup>+</sup> consists of W3150A<sup>+</sup>, Ethernet PHY and MAG-JACK.

- TCP/IP, MAC protocol layer: W3150A<sup>+</sup>
- Physical layer: Ethernet PHY
- Connector: MAG-JACK

## 1.1. Features


- Supports 10/100 Base TX
- Supports half/full duplex operation
- Supports auto-negotiation and auto crossover detection
- IEEE 802.3/802.3u Complaints
- Operates 3.3V with 5V I/O signal tolerance
- Supports network status indicator LEDs
- Includes Hardware Internet protocols: TCP, IP Ver.4, UDP, ICMP, ARP, PPPoE, IGMP
- Includes Hardware Ethernet protocols: DLC, MAC
- Supports 4 independent connections simultaneously
- Supports MCU bus Interface and SPI Interface
- Supports Direct/Indirect mode bus access
- Supports Socket API for easy application programming
- Interfaces with Two 2.0mm pitch 2 \* 14 header pin
- Maximum Power Consumption is 160mA at 3.3V

## 1.2. Block Diagram



## 2. Pin Assignments & descriptions

### 2.1. Pin Assignments



I : Input

O : Output

I/O : Bi-directional Input and output

P : Power

## 2.2. Power & Ground

Symbol	Type	Pin No.	Description
VCC	P	JP1 : 1 , JP2 : 24	Power : 3.3 V power supply
GND	P	JP1 : 8, JP1 : 13, JP1 : 24, JP2 : 1 JP2 : 4, JP2 : 7 JP2 : 13, JP2 : 14 JP2 : 23	Ground

WIZ

## 2.3. MCU Interfaces

Symbol	Type	Pin No.	Description
A14	I	JP1 : 7	<b>ADDRESS PIN OR SCLK(Serial Clock)</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI Clock signal Pin.
A13	I	JP1 : 10	<b>ADDRESS PIN or /SS (Slave Select) *</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI Slave Select signal Pin. In only SPI Mode, this pin is active low
A12	I	JP1 : 9	<b>ADDRESS PIN or MOSI (Master Out Slave In) *</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI MOSI signal pin.
A11	I/O	JP1 : 12	<b>ADDRESS PIN or MISO (Master In Slave Out) *</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI MISO signal pin.
A10~A8	I	JP1 : 11, JP1 : 14 JP1 : 15	<b>Address</b> Used as Address[10-8] pin
A7~A0	I	JP1 : 16 ~ JP1 : 23	<b>Address</b> Used as Address[7-0] pin
D7~D0	I/O	JP2 : 21, JP2 : 22 JP2 : 19, JP2 : 20 JP2 : 17, JP2 : 18 JP2 : 15, JP2 : 16	<b>Data</b> 8 bit-wide data bus
/CS	I	JP1 : 5	<b>Module Select</b> : Active low. /CS of W3150A <sup>+</sup>
/RD	I	JP1 : 4	<b>Read Enable</b> : Active low. /RD of W3150A <sup>+</sup>
/WR	I	JP1 : 3	<b>Write Enable</b> : Active low /WR of W3150A <sup>+</sup>



/INT	O	JP1 : 2	<p><b>Interrupt</b> : Active low</p> <p>After reception or transmission it indicates that the W3150A<sup>+</sup> requires MCU attention.</p> <p>By writing values to the Interrupt Status Register of W3150A<sup>+</sup> the interrupt will be cleared.</p> <p>All interrupts can be masked by writing values to the IMR of W3150A<sup>+</sup> (Interrupt Mask Register).</p> <p>For more details refer to the W3150A<sup>+</sup> Datasheet</p>
------	---	---------	---



## 2.4. Network status & LEDs

You can observe the network status using MAC-JACK LEDs. LED interface can be extended to the LED of the main board.

Symbol	Type	Pin No.	Description
L_COL	O	JP2 : 6	<b>Collision LED</b> : Active low when collisions occur.
L_100ACT	O	JP2 : 8	<b>Link 100/ACT LED</b> : Active low when linked by 100 Base TX, and blinking when transmitting or receiving data.
L_10ACT	O	JP2 : 10	<b>Link 10/ACT LED</b> : Active low when linked by 10 Base T, and blinking when transmitting or receiving data.
L_DUPX	O	JP2 : 11	<b>Full Duplex LED</b> : Active low when in full duplex operation. Active high when in half duplex operation.
L_LINK	O	JP2 : 12	<b>Link LED</b> : Active low when linked

## 2.5. Miscellaneous Signals


Symbol	Type	Pin No.	Description
/RESET	I	JP2 : 2	<b>Reset</b> : Active low Reset W3150A, RTL8201BL chip. For complete reset function this pin must be asserted low for at least 10ms.
SPI_EN	I	JP2 : 9	<b>SPI Enable</b> This pin selects Enable/disable W3150A <sup>+</sup> SPI Mode This pin is internally pulled low for previous W3150A users. Even if there is no signal connection to this pin, it asserts low internally. So change to new version W3150A <sup>+</sup> including SPI interface, there is no effort to change previous board design. Low = Disable W3150A <sup>+</sup> SPI Mode High = Enable W3150A <sup>+</sup> SPI Mode
NC	-	JP1 : 6, 25, 26, 27, 28 JP2 : 3, 5, 9, 25, 26, 27, 28	Not Connect

## 3. Timing Diagrams

NM7010B+ provides following interfaces of W3150A+


- Direct/Indirect mode bus access
- SPI access

### 3.1. Reset Timing




Symbol	Parameter	Min	Max
$t_{RST}$	Reset Cycle Time	2 us	-
$t_{RLC}$	/RESET to internal PLOCK	-	10 ms

### 3.2. Register/Memory READ Timing




Symbol	Parameter	Min	Max
$t_{RC}$	Read Cycle Time	80 ns	-
$t_{CVO}$	/CS to Valid Output	-	80 ns
$t_{RVO}$	/RD to Valid Output	-	80 ns
$t_{CLZ}$	/CS to Low-Z Output	0 ns	-
$t_{RLZ}$	/RD to Low-Z Output	0 ns	-
$t_{CHZ}$	/CS to High-Z Output	-	1 ns
$t_{RHZ}$	/RD to High-Z Output	-	1 ns

### 3.3. Register/Memory WRITE Timing




Symbol	Parameter	Min	Max
$t_{WC}$	Write Cycle Time	70 ns	-
$t_{CW}$	$\overline{/CS}$ to Write End	70 ns	-
$t_{WP}$	$\overline{/WR}$ Pulse width	63 ns	-
$t_{SD}$	$\overline{/WR}$ low to SD valid	-	14 ns
$t_{HD}$	Data Hold from Write End	0 ns	-

### 3.4. SPI Timing



Description	Mode	Min	Max
1 /SS low to SCLK	Slave	21 ns	-
2 Input setup time	Slave	7 ns	-
3 Input hold time	Slave	28 ns	-
4 Output setup time	Slave	7 ns	14 ns
5 Output hold time	Slave	21 ns	-
6 SLKC time	Slave	70 ns	


# 4. Dimensions



Symbols	Dimensions (mm)
A	48.0
B	4.0
C	25.0
D	22.4
E	18.4
F	1.0
G	2.0
H	2.0
I	16.0
J	13.4


# 5. Connector Specification

UNIT:mm






# 6. Schematic



[ Parts Revision History ]

	Description	Parts
Before	W3150A <sup>+</sup> + RTL8201CP	R1 : 4.7K OHM ARRAY R4 : 1K OHM R8 : 2K OHM 1% U3 : RTL8201CP
After	W3150A <sup>+</sup> + IP101A-LF	R1 : Not mounted R4 : Not mounted R8 : 6.2K OHM 1% U3 : IP101A-LF

※ If you have the hardware having previous parts, refer to the NM7010B<sup>+</sup> datasheet V1.1 for the usage. For more stable operation, we recommend using the part revised hardware.



## 7. Partlists

Item	Q.ty	Reference	Part	Tech. Characteristics	Package
1	1	CP1	22uF	16Vmin 10%	EIA/IECQ 3528
2	1	CP2	2.2uF	10Vmin 10%	EIA/IECQ 3216
3	1	CP3	10uF	10Vmin 10%	EIA/IECQ 3216
4	17	C1,C2,C3,C4,C5, C6,C7,C8,C9,C10, C11,C12,C14,C15, C17,C18,C19	0.1uF	50V-20% Ceramic	CASE 0603
5	2	C13,C16	18pF	50V-20% Ceramic	CASE 0603
6	1	D1	1SS181 Switching Diode		SC-59
7	2	JP2,JP1	2X14 28PIN 2mm DIP STRAIGHT Header	2 X 14 2mm pitch	
8	2	L3,L1	120R Chip Ferrite Bead	120R@100MHz 300mA	CASE 0603
9	1	L2	4.7uH Chip Ferrite Inductor	4.7uH, 50mA	CASE 0805
10	0	R4	1K	<b>NOT MOUNTED</b>	
11	1	R6	1.5K	1/10W-5% SMD	CASE 0603
12	1	R8	6.2K 1%	1/10W-1% SMD	CASE 0603
13	2	R12,R3	200	1/10W-5% SMD	CASE 0603
14	4	R5,R7,R9,R11	51 1%	1/10W-1% SMD	CASE 0603
15	1	R10	4.7K	1/10W-5% SMD	CASE 0603
16	1	R2	4.7K Chip Array(0603 X 4)	50V-5% SMD Chip-Array	CASE 1206
17	0	R1	4.7K Chip Array(0603 X 4)	<b>NOT MOUNTED</b>	
18	1	U1	W3150A <sup>+</sup>		LQFP64
19	1	U3	IP101A		LQFP48
20	1	U2	RD1-125BAG1A MAG- JACK	Transformer + RJ45	
21	1	Y1	25MHz Crystal	Holder Type, CL=18pF	ATS-25U
22	1		NM7010B+ REV1.0 FR4 1.6T 4LAYER	PRINTED CIRCUIT BOARD	