

### **Product Overview**

#### **Product Highlights**

- Digital Hybrid-flyback controller with integrated half-bridge driver in DSO-14 (150mil) package
- 600V high voltage start-up cell for fast charging and low stand-by power
- Peak current mode control for robust and fast line and load control
- Burst mode entry/exit operation based on output current estimation
- Primary side output overvoltage protection
- Supports lowest no-load stand-by power < 75mW
- Wide range of configurable parameters via one pin UART interface
- Lowest necessary bill of material

#### **Features**

- Configurable brown-in and brown-out protection
- Configurable built-in soft-start
- Configurable burst mode entry and exit current thresholds with small hysteresis
- Configurable overcurrent protection with two levels for peak and transient load
- Configurable output overvoltage protection
- Configurable frequency reduction with cycle skipping for improved low load efficiency
- Configurable jitter for switching frequency
- Configurable propagation delay compensation for accurate peak current control
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

### **Target Applications**

- AC/DC SMPS
- Ultra high power density adapter > 20W/inch³
- Ultra high efficiency SMPS > 93%

## **Product validation**

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

## **Description**

The XDPS2201 contains a Hybrid-flyback controller that is based on an asymmetrical half-bridge control. The half-bridge is driving a conventional flyback transformer in conjunction with a serial capacitor. The main inductance of the flyback transformer and the serial capacitor are building a resonant tank, which is used for achieving zero voltage switching (ZVS) behavior of the half-bridge power switches and is providing in addition a resonant power transmission during the conventional demagnetization phase of the flyback transformer. During normal operation the charge period and associated power is controlled by direct peak current control, whereas the demagnetization phase is timing controlled to ensure proper negative premagnetization, which is required for ZVS condition at the half-bridge power switches. Beside the continuous resonant mode (CRM) operation the IC also provides an advanced zero voltage resonant valley switching (ZV-RVS) and burst mode to support highest efficiency over the whole load and wide output voltage range.

Sales Code	Package	SP-Ordering Code
XDPS2201	PG-DSO-14	SP005417712



**Typical Application** 

# **Typical Application**




Figure 1 High density adapter < 75W



# Table of contents

## **Table of contents**

	Product Overview	1
	Product validation	1
	Description	1
	Typical Application	2
	Table of contents	3
1	Pin configuration	6
2	Block diagram	8
3	Functional description	9
3.1	Introduction	9
3.1.1	Continuous resonant mode (CRM)	10
3.1.2	Boundary conditions for ZVS operation	
3.1.3	Zero voltage resonant valley switching mode (ZV-RVS)	14
3.1.4	Output control methods	
3.2	Power supply management	
3.2.1	VCC capacitor charge-up and start-up sequence	
3.2.2	Bang-bang mode operation during brown-in phase	
3.2.3	Bang-bang mode during protection mode operation	
3.2.4	VCC supply during burst mode (BM) operation	
3.3	Control features	
3.3.1	Output control	
3.3.1.1	. Keeping ZVS operation for wide input voltage range	
3.3.1.2	Keeping ZVS operation for wide output voltage range	
3.3.1.2.1	Cycle by cyle ZVS operation during CRM operation	
3.3.1.3	Output current control law	
3.3.1.3.1	Current control during CRM	30
3.3.1.3.2	Current control during ZV-RVS mode	31
3.3.1.4	Propagation delay compensation (PDC)	31
3.3.2	PWM control schemes	32
3.3.2.1	CRM control scheme	33
3.3.2.2	ZV-RVS control scheme	34
3.3.2.2.1	Valley skipping control	35
3.3.2.3	DCM control scheme	
3.3.2.4	Mode transmission control	
3.3.2.5	Overcurrent control	37
3.3.3	Vout start-up control	
3.3.4	Burst mode control	
3.3.4.1	Burst mode entry	

3



# Table of contents

3.3.4.2	Burst mode operation	42
3.3.4.3	Burst mode bootstrap precharge	43
3.3.4.4	Burst mode exit control	44
3.3.4.4.1	Burst mode slow exit	45
3.3.4.4.2	Burst mode fast exit	46
3.3.5	Frequency jitter	46
3.3.6	Half-bridge gate driver	47
3.4	Protection features	49
3.4.1	Protection modes	50
3.4.2	VCC undervoltage lockout (UVOFF)	50
3.4.3	HSVCC undervoltage lockout (HSUVOFF)	50
3.4.4	Input voltage Vin protection	50
3.4.4.1	Brown-in protection (BIP)	51
3.4.4.2	Fast brown-out protection (FBOP)	51
3.4.4.3	Slow brown-out protection (SBOP)	51
3.4.4.4	Vin overvoltage protection (VinOVP)	51
3.4.5	Start-up timeout protection (STTOP)	52
3.4.6	CS pin short circuit protection (CSSCP)	52
3.4.7	Overcurrent protection	52
3.4.7.1	Output overcurrent protection OCP1 level 1 (OCP1lev1)	53
3.4.7.2	Output overcurrent protection OCP1 level 2 (OCP1lev2)	54
3.4.7.3	Output maximum current protection (OCP1max)	54
3.4.7.4	Primary peak overcurrent protection OCP2 (OCP2)	55
3.4.8	Vout voltage protection	55
3.4.8.1	Vout undervoltage protection (VoutUVP)	55
3.4.8.2	Vout overvoltage protection (VoutOVP)	56
3.4.8.3	Vout short circuit protection (VoutSCP)	56
3.4.9	External overtemperature protection (extOTP)	56
3.4.10	Watchdog timer	56
4	Configuration	57
4.1	Configurable parameters and functions	57
4.1.1	System settings	57
4.1.2	Dimensioning	57
4.1.3	Half-bridge	58
4.1.4	ZV-RVS/DCM operation	59
4.1.5	Burst	59
4.1.6	Start-up	59
4.1.7	Protections	60
4.1.8	Mode thresholds	62
4.1.9	Jitter	62
4.1.10	Others	62



## Table of contents

4.2	Tolerance classes for configurable parameters	63
5	Electrical characteristics	65
5.1	Definitions	65
5.2	Absolute maximum ratings	65
5.3	Package characteristics	67
5.4	Operating range	67
5.5	DC electrical characteristics	68
6	Package dimensions	73
	Revision history	74
	Disclaimer	75



**Pin configuration** 

# 1 Pin configuration

The pin configuration is shown in *Figure 2* and *Table 1*. The pin functions are described in the sequel.




Figure 2 Pin configuration

## Table 1 Pin Definitions and Functions

Symbol	Pin	Туре	Function
LSGD	1	0	Low-side Gate Driver
			Low-side gate driver of half-bridge driver stage.
N.A.	2	_	Not Available
			This pin is internally connected but not used and should be connected to GND.
VCC	3	I	Positive Voltage Supply
			IC power supply.
GND	4	0	Ground
			Combined power and signal ground.
ZCD	5	I	Zero-crossing Detection
			ZCD pin provides zero-crossing detection after low-side gate driver turned off and during pause phase in skip cycle and burst mode. Furthermore the reflected output voltage at auxiliary winding can be measured during low-side gate driver turn-on phase.
VS	6	I	Voltage Sensing
			Low leakage input voltage sensing pin for controlling the negative magnetization and protections. VS pin is connected to a resistor divider for measuring the bulk voltage.
HV	7	I	High Voltage Input
			HV pin is connected to the AC line via external resistors and 2 diodes. An internally connected 600 V HV start-up cell is used for initial VCC charge.
MFIO	8	10	Multi-functional Input Output
			UART communication for parameter configuration and failure mode reporting is provided by this pin. In addition a connected NTC can be measured.
FB	9	I	Feedback
			Input pin receiving the feedback control signal from the optocoupler.
CS	10	I	Current Sensing



## **Pin configuration**

## Table 1 Pin Definitions and Functions (continued)

Symbol	Pin	Туре	Function
			Input pin for current sensing during the high-side gate driver turn-on phase.
N.A.	11	_	Not Available
			This pin is internally connected but not used and should be connected to GND.
HSGND	12	0	High-side Ground
			Ground reference node for floating driver domain.
HSVCC	13	I	High-side Power Supply
			Power supply input for floating driver domain.
HSGD	14	0	High-side Gate Driver
			Floating high-side gate driver of half-bridge driver stage.



**Block diagram** 

# 2 Block diagram




Figure 3 Block diagram



#### **Functional description** 3

The functional description gives an overview about the integrated functions and features and their relationship. The mentioned parameters are based on either configurable parameters shown in **Chapter 4.1** or fixed parameters shown in **Chapter 5.5**.

This chapter contains following main descriptions:

- Introduction (Chapter 3.1)
- Power supply management (Chapter 3.2)
- Control features (Chapter 3.3)
- Protection features (Chapter 3.4)

#### 3.1 Introduction

In the following a brief introduction is given for the hybrid-flyback converter, which is based on a resonant asymmetrical half-bridge flyback topology shown in Figure 4.




Figure 4 Hybrid-flyback power stage

The main advantage of this hybrid-flyback topology is the extended energy storage approach, which enables the usage of a smaller transformer at the same switching frequency compared to the standard and active clamp flyback topologies. In hybrid-flyback the total energy is not only stored in the transformer. In addition an amount of energy is stored in an external capacitor Cr, which is connected in series with the transformer. The proportion of the amount of energy that is stored in transformer and capacitor is depending on the input voltage. For lower input voltage more energy is getting stored in the capacitor. The switching frequency is also depending on the input voltage similar to a critical conduction mode flyback operation (see *Figure 5*).






Figure 5 Hybrid-flyback energy storage sharing and switching frequency dependency

The resonant asymmetrical half-bridge flyback power stage can achieve zero voltage switching (ZVS) operation on primary side and zero current switching (ZCS) operation on secondary side under all conditions of input voltage Vin and output voltage Vout. The power circuit in the primary side is realized by an LC tank, built by the resonant inductor Lr and resonant capacitor Cr, which is driven by a half-bridge similar to an LLC converter. Lr represents the series inductance, being Lr either only the transformer leakage inductance or the leakage inductance plus an optional external inductor. With this configuration the transformer leakage energy is recycled avoiding the switching losses of traditional single switch flyback converter.

In order to achieve lowest switching losses by means of ZVS operation over the whole load range, two control methods are implemented to support maximum efficiency over wide Vin, wide Vout and whole output load ranges. The control methods are based on measured current signal  $V_{CS}$  at shunt resistor  $R_{Shunt}$ , voltage signal  $V_{\text{ZCD}}$  and valley detection  $N_{\text{RVSval}}$  at auxiliary winding  $L_{\text{Aux}}$  and input voltage Vin.

Following operating modes are supported by the two control methods for ensuring ZVS operation:

- Continuous resonant mode (CRM) operation (see Chapter 3.1.1)
- Zero voltage resonant valley switching (ZV-RVS) operation (see *Chapter 3.1.3*)

#### 3.1.1 Continuous resonant mode (CRM)

The operation phases of the resonant asymmetrical flyback duty cycle can be divided into 6 phases as shown in Figure 6 and Figure 7. In continuous resonant mode (CRM) the switching of high-side switch HS and low-side switch LS is done in an alternating manner without blanking phases. Only short dead-times  $t_{\text{deadHS}}$  for the high-side switch turn-on and  $t_{deadLS}$  for the LS switch turn-on apply during the soft resonant switch-over of the half-bridge middle node.






Figure 6 Hybrid-flyback converter operation phases in CRM

#### Phase 1, t1 to t2:

Phase 1 starts when the half-bridge current  $I_{HB}$  is changing in direction to a positive value. In this phase HSswitch is turned on and LS switch is turned off since time t0. The increasing positive current  $I_{HB}$  is magnetizing the transformer TR and charging the resonant capacitor Cr. The output diode Dout is biased inversely blocking any energy transfer to the secondary side. The magnitude of  $I_{HB}$  is measured via the shunt resistor  $R_{Shunt}$ . Phase 1 is finished once I<sub>HB</sub> exceeds an internal peak current set-point, which turns off the HS switch.

#### Phase 2, t2 to t3:

At time t2 HS switch is also turned off, which disconnects the charging path from Vin. The magnetizing current  $I_{\rm HB}$  in the transformer TR keeps flowing and forces the voltage at the half-bridge node  $V_{\rm HB}$  to drop until the body diode of LS switch starts to conduct. At this time t3 the primary side of the transformer TR has the same voltage level as capacitor Cr.



#### **Functional description**

#### Phase 3, t3 to t4:

During phase 3 HS switch is kept turned off. At time t3 LS switch is turned on under zero voltage (ZVS) condition. The voltage at secondary winding of transformer TR is now equal to the voltage across the resonant capacitor Cr, divided by the transformer turns ratio. The secondary side current  $I_{SFC}$  starts flowing through output diode Dout. The resonant sine wave shape and period of I<sub>SEC</sub> is determined by the resonant tank formed by the transformer leakage inductance Lr and Cr. The primary half-bridge current  $I_{HB}$  is the sum of the transformer TRmagnetizing current  $I_{MAG}$  plus the reflected secondary side current  $I_{SEC}$ . The current in the resonant LrCr tank is still positive and mainly driven by the transformer magnetizing inductance *Lm*, which charges further the resonant capacitor Cr. In this manner the energy stored in the transformer and Cr is transferred to the output.

#### Phase 4, t4 to t5:

Phase 4 starts when the primary side half-bridge current I<sub>HB</sub> inverts its direction, which is driven by the resonant LrCr tank. During this time period the energy is still being transferred to the secondary side. At the same time also bringing down the transformer magnetizing current  $I_{MAG}$  to a negative level equivalent with  $I_{MAGneg}$  is supported as long LS switch is kept turned on.

#### Phase 5, t5 to t6:

At the beginning of phase 5 LS switch is also getting turned off. The negative current  $I_{MAGneg}$  in the transformer TR induced during the previous phase 4 is forcing the half-bridge bridge voltage V<sub>HB</sub> to rise until clamping is taking place by the body diode of HS switch.

#### Phase 6, t6 to t7:

Phase 6 starts with turning on HS switch at ZVS condition. As the transformer resonant tank LmCr current  $I_{MAG}$  is still negative the excess of energy in the tank is sent back to the input.






Figure 7 **Hybrid-flyback converter signals** 

#### 3.1.2 **Boundary conditions for ZVS operation**

Achieving a zero voltage switching (ZVS) turn-on condition for both HS and LS switches requires the right polarity of the resonant tank LmCr current I<sub>MAG</sub>. Furthermore a sufficient energy level in the resonant tank LmCr is needed to switch-over the half-bridge voltage  $V_{\rm HB}$  during the dead-times  $t_{\rm deadLS}$  and  $t_{\rm deadHS}$ . By ensuring ZVS operation, hard switching with undesired oscillations and, in worst case, body diode cross conduction can be properly avoided.

Switching over from HS switch to LS switch under ZVS condition is properly supported by the positive magnetization level (see Figure 7). Forcing ZVS condition for switch-over from LS switch to HS switch is covered by regulating the negative magnetization level depending on the input voltage Vin.

#### Wide Vout voltage range operation

When operating with variable output voltage there is an application requirement for adapting the switching phase between HS switch turn-on phases to ensure ZVS condition. Figure 8 shows an example for a potential body diode cross conduction when output voltage is reduced and the timings for LS switch turn-on phase  $t_{\rm LSon}$ and start of HS turn-on are not adapted. At time t3 the slope of demagnetization current  $I_{MAG}$  is flatter compared to time period before t0 due to lower *Vout* level. This leads to a larger demagnetization period  $t_{\rm demag}$  of the transformer (see **Equation 7**). Keeping the pulse pattern for  $t_{LSon}$  and dead-time  $t_{deadHS}$  for turning on the HS switch constant would result in a body diode cross conduction of LS switch at time t5 (see Figure 8). Here  $I_{MAG}$ is still positive and therefore not switching-over the half-bridge node and not finishing the conduction of the LS switch body diode. By adapting the pulse pattern depending on Vout ZVS condition is reached for all output voltage and load conditions (see Chapter 3.3.1.2.1).






Figure 8 Body diode cross condunction at low Vout and fixed LS switch on-time

## 3.1.3 Zero voltage resonant valley switching mode (ZV-RVS)

When decreasing the load the amount of circulating magnetization energy is proportionally increasing compared to the transmitted energy in CRM operation. When decreasing *Vout* the demagnetization time is becoming longer than half of the resonant period of the *LrCr* tank, which can lead to further resonant half-bridge oscillations. Turning off the *LS* switch during an ongoing  $I_{HB}$  oscillation can lead to oscillations on the secondary side due to the secondary side leakage inductance.

The higher circulation half-bridge current at low output load is limiting the achievable efficiency in CRM operation.

To overcome the mentioned issues the zero voltage resonant valley switching (ZV-RVS) mode is implemented to fix the peak to peak magnetization current and support a frequency foldback operation to reduce the average amount of circulating magnetization current.

ZV-RVS mode is based on valley detection of the signal at auxiliary winding  $L_{\rm AUX}$  via ZCD pin zero-crossing detection. The free-wheeling oscillation, which is observed after demagnetization of transformer has finished, is the same as seen in the standard flyback topology. **Figure 4** shows the auxiliary winding  $L_{\rm AUX}$  used for zero-crossing detection, the falling edge indicating a rising half-bridge voltage  $V_{\rm HB}$  and vice versa.

For optimum operation a waiting time gap  $t_{\text{waitgap}}$  is introduced after a HS and LS switching cycle, which increases the associated half-bridge switching period. The time period  $t_{\text{waitgap}}$  is depending on the set number



#### **Functional description**

for skipping valley detection before the next zero-crossing rising edge detection leads to a dedicated ZVS pulse. The number of skipped valleys is increasing with decreasing output load. After the ZVS pulse only one HS and LS half-bridge switching cycle with subsequent  $t_{\text{waitgap}}$  is performed. The ZVS pulse is generated by turning on LS switch under ZVS condition and forcing a negative half-bridge current level  $I_{\text{MAGneg}}$  to create a negative magnetization of the transformer. This leads to the same ZVS condition for turning on HS switch similar to CRM operation (see *Chapter 3.1.1*).

The operation can be divided into 8 phases as shown in Figure 9.

#### Phase 1, t0 to t1:

Phase 1 starts with finishing the demagnetization of the transformer. In this phase both switches are kept turned off and the half-bridge current  $I_{\rm HB}$  is only determined by the free-wheeling oscillation due to parasitic capacities and inductivities connected to the half-bridge node. Phase 1 ends with a zero-crossing rising edge detection, which is depending on the set valley skipping number. A zero-crossing rising edge detection via ZCD pin indicates that  $V_{\rm HB}$  is dropping to 0V as base for reaching ZVS condition for turning on LS switch.

#### Phase 2, t1 to t2:

Phase 2 is a predefined delay time for turning on LS switch after the zero-crossing rising edge detection at time t1. The predefined delay time is depending on the free-wheeling oscillation period and provides ZVS condition for  $V_{\rm HB}$ .

## Phase 3, t2 to t3:

At time t2 LS switch is turned on under ZVS condition. HS switch is still kept turned off. The voltage on the resonant capacitor Cr is applied to the primary winding of the transformer forcing a negative flowing half-bridge current level  $I_{\rm HBneg}$ , which magnetizes the transformer in the negative direction. The injected current during ZVS pulse on-time  $t_{\rm ZVS}$  needs to provide the right amount of energy for switching over the half-bridge node voltage  $V_{\rm HB}$ .

Note:

Depending on the voltage of the resonant capacitor Cr and the output capacitor Cout, a secondary side synchronous controller (SR) may get triggered at the same time when ZVS pulse is generated. To avoid a shoot-through with SR controller being turned on when subsequently turning on HS switch, the minimum on-time of the SR controller must be shorter than the minimum pulse width of ZVS pulse  $t_{\rm ZVS}$  (see **Figure 29**).

### Phase 4, t3 to t4:

At time t3 LS switch is turned off. The negative half-bridge current keeps flowing and pulls up the half-bridge node. Once the half-bridge voltage  $V_{HB}$  is clamped by the body diode in HS switch ZVS condition is reached for turning on HS switch. Phase 4 is similar to the phase 5 in **Chapter 3.1.1**.

#### Phase 5, t4 to t5:

At time t4 HS switch is turned on. Once the half-bridge current  $I_{HB}$  changes in polarity, energy is taken from the input capacitor and stored in the transformer and the resonant capacitor Cr.  $I_{HB}$  is rising and increasing the voltage at Cr. During this phase the secondary diode is inversely polarized and blocking a flowing current.

### Phase 6, t5 to t6:

At time t5 HS switch is turned off. The half-bridge current  $I_{HB}$  keeps flowing and decreases the half-bridge voltage  $V_{HB}$  down to 0V, leading to ZVS condition for LS switch.

#### Phase 7, t6 to t7:

In phase 7 the main energy transmission to the secondary side is taking place. Once the half-bridge current  $I_{\rm HB}$  starts to decrease, the secondary side diode *Dout* is getting forward polarized and charging the output capacitor *Cout. I*<sub>MAG</sub> is then demagnetizing the transformer. In addition a resonant current is superimposed, which is generated by the transformer leakage inductance and the resonant capacitor acting as resonant tank *LrCr*. As *Lr* is significant smaller than *Lm* the resonant period of *LrCr* tank is much shorter and can be seen as an oscillation. The very large resonant period of *LmCr* tank can be seen as a linear decrease of magnetizing current in this relative short time phase.



#### Phase 8, t7 to t8:

Phase 8 shows an example of the half-bridge current signal when the *LrCr* tank half resonant period is shorter than the demagnetization phase at *LS* switch turn-off. This shape of current is depending on the operation conditions determining the demagnetization period and low-side on-time. At time t8 the demagnetization of the transformer is finished. The secondary side diode *Dout* is again inversely polarized and the free-wheeling oscillation at the half-bridge node is starting.




Figure 9 Hybrid-flyback operating in zero voltage resonant valley switching mode (ZV-RVS)

## 3.1.4 Output control methods

#### **Output current control in CRM**

The hybrid-flyback topology can be controlled either by duty cycle control or a combination of peak current control for HS switch and on-time control for LS switch. When looking on duty cycle control for HS switch a relationship between output voltage  $V_{\text{out}}$  and input voltage  $V_{\text{in}}$  is given as shown in the following equation. All equations in the sequel are based on considering ideal lossless components and neglecting any dead-times.

$$V_{\text{out}} = D \times \frac{V_{\text{in}}}{N} \times \frac{L_m}{L_m + L_r}$$

#### **Equation 1**

The duty cycle D is determined by



#### **Functional description**

$$D = \frac{t_{\rm HSon}}{t_{\rm HSon} + t_{\rm LSon}}$$

#### **Equation 2**

with  $t_{\rm HSon}$  and  $t_{\rm LSon}$  being the on-times for HS and LS switches. N represents the winding turns ratio between primary and secondary side of the transformer.

**Equation 1** shows that  $V_{\text{out}}$  is independent of the output current  $I_{\text{out}}$ .

Same as for standard flyback controllers primary peak current control is implemented to support a  $1^{st}$  order system for easier control loop compensation. The taken input power per half-bridge switching cycle is depending on the voltage at the resonant capacitor Cr that is charged by the half-bridge current  $I_{HB}$  during the on-time  $t_{HSon}$ . The input power can be calculated as shown in the following equation.

$$P_{\rm in} = \frac{1}{2} \times V_{\rm Cr\_avg} \times (I_{\rm MAGpos} + I_{\rm MAGneg})$$

#### **Equation 3**

 $V_{\text{Cr\_avg}}$  is the average voltage on the resonant capacitor Cr, which is the reflected output voltage  $V_{\text{out}}$  multiplied with the transformer turns ratio. The output voltage is reflected at winding  $L_{\text{AUX}}$  during the on-time period of LS switch.

$$V_{\text{Cr}_{\text{avg}}} = N \times V_{\text{out}}$$

#### **Equation 4**

Assuming an ideal system with no losses, the taken output power  $P_{\text{out}}$  can be seen as the transferred input power  $P_{\text{in}} = P_{\text{out}}$ . Both leads to a direct correlation between input half-bridge current  $I_{\text{HB}}$  and average output current  $I_{\text{out}}$  as shown following.

$$I_{\text{out}} = \frac{P_{\text{out}}}{V_{\text{out}}} = \frac{1}{2} \times N \times (I_{\text{MAGpos}} + I_{\text{MAGneg}})$$

#### **Equation 5**

**Equation 5** shows that  $I_{\text{out}}$  can be controlled only by controlling  $I_{\text{MAG}}$  and can then be independent of Vin and Vout. This is different compared to a standard flyback controller, where by means of peak current control the output power  $P_{\text{out}}$  is controlled independent on output voltage.

The hybrid-flyback is controlling the magnetization time  $t_{\rm mag}$  and demagnetization time  $t_{\rm demag}$  (see **Figure** 7) in 2 different ways.  $t_{\rm mag}$  is mainly controlled by the positive half-bridge current level  $I_{\rm MAGpos}$  by means of peak current control at shunt resistor  $R_{\rm shunt}$  via CS pin. Whereas  $t_{\rm demag}$  is controlled by adjusting the on-time  $t_{\rm LSon}$ . Increasing  $t_{\rm demag}$  increases the negative magnetizing current level  $I_{\rm MAGneg}$  when keeping  $I_{\rm MAGpos}$  level constant. During output overcurrent condition  $t_{\rm demag}$  can be temporarily longer than  $t_{\rm LSon}$  due to waiting for the zerocrossing detection before turning on the HS switch. The correlations between  $t_{\rm mag}$ ,  $t_{\rm demag}$  and  $t_{\rm MAGpos}$ ,  $t_{\rm MAGneg}$  are shown in following equations:

$$t_{\text{mag}} = \frac{L_m \times (I_{\text{MAGpos}} - I_{\text{MAGneg}})}{V_{\text{in}} - V_{\text{Cr_avg}}}$$

#### **Equation 6**

$$t_{\rm demag} = \frac{L_m \times \left(I_{\rm MAGpos} - I_{\rm MAGneg}\right)}{N \times V_{\rm out}}$$

#### **Equation 7**



#### **Output current control in ZV-RVS mode**

Compared to CRM operation the ZV-RVS mode is adding waiting time gaps  $t_{\rm waitgap}$ , where no energy is either taken from the input nor energy is transferred to the output. This extends the minimum off-time, which is determined by the on-time of the LS switch. The average output current  $I_{\rm out}$  is decreasing with increasing  $t_{\rm waitgap}$  derived by following equation from *Figure 10*. This provides 2 degree of freedom to control the output current by means of half-bridge current  $I_{\rm HB}$  and extended half-bridge switching period  $t_{\rm HBperiodex}$  adjustment.

$$I_{\text{out}} = \frac{P_{\text{out}}}{V_{\text{out}}} = \frac{t_{\text{HBperiod}}}{t_{\text{HBperiodex}}} \times \frac{1}{2} \times N \times \left(I_{\text{MAGpos}} + I_{\text{MAGneg}}\right)$$

### **Equation 8**




Figure 10 LrCr tank and I<sub>MAG</sub> currents during ZV-RVS mode operation

## 3.2 Power supply management

The power supply management ensures a reliable and robust IC operation. Depending on the operation mode of the control IC, the power supply management unit runs in different ways for VCC supply, which are described as in the sequel.

- VCC capacitor charge-up and start-up sequence (Chapter 3.2.1)
- Bang-bang mode operation during brown-in phase (*Chapter 3.2.1*)
- Bang-bang mode operation during protection mode (Chapter 3.2.3)
- VCC supply during burst mode (BM) operation (Chapter 3.2.4)

## 3.2.1 VCC capacitor charge-up and start-up sequence

At VCC start-up the capacitor  $C_{VCC}$  is being charged by the internal HV start-up cell via HV pin (see **Figure 11**). The high voltage HV pin is connected to an external resistor  $R_{HV}$ , which is in series with 2 diodes connected to VAC. The internal HV start-up cell is turned on for  $V_{VCC}$  lower than the IC deactivation voltage threshold  $V_{VCCoff}$  (see **Chapter 3.4.2**). Once the voltage at VCC pin exceeds the threshold  $V_{VCCon}$  at time t0 the HV start-up cell is turned off and the IC is starting the internal hardware initialization procedure (see **Figure 12**). Subsequently the IC starts with half-bridge gate driver operation after brown-in condition is reached at time t2 (see **Chapter** 



3.4.4.1). During this period of time the VCC capacitor is discharging until the external VCC self-supply takes over at time t3 and start regulating the voltage at VCC pin for V<sub>VCCss</sub>.




Figure 11 VCC capacitor charge-up control




Figure 12 Typical start-up sequence

#### 3.2.2 Bang-bang mode operation during brown-in phase

During brown-in phase the IC is observing the voltage at VS pin for reaching Vin brown-in condition. During this time VCC is not yet self-supplied via the transformer. To support a fast activation of switching operation when Vin brown-in condition is getting reached, the VCC voltage needs to be kept at a high level to support immediate operation with having enough time for take-over by VCC self-supply. A bang-bang mode operation



### **Functional description**

for Vin brown-in phase is ensuring a high VCC level, which can be either triggered by Vin brown-in protection or the fast and slow *Vin* brown-out protection (see *Figure 13* and *Chapter 3.4.4*).




Figure 13 Bang-bang mode triggered by brown-in and brown-out

Figure 14 shows the bang-bang mode operation after a brown-out detection event. Once brown-out is detected at time t0 the IC enters immediately a sleep mode with reduced current consumption I<sub>VCCBB</sub>. The HV start-up cell turns on and charges up the VCC voltage until the threshold  $V_{VCCon}$ . Then the IC is activated for a time period  $t_{VSBIdet}$  in order to detect a *Vin* brown-in condition. Subsequently the IC is entering again the sleep mode. At time t1 Vin brown-in condition is reached but the IC is still inactive. The IC is detecting the Vin brown-in condition after being activated with VCC exceeding  $V_{VCCon}$  at time t2.






Figure 14 Bang-bang mode operation during brown-in phase

#### 3.2.3 Bang-bang mode during protection mode operation

The bang-bang mode triggered by auto-restart mode or latch mode supports an IC operation without external VCC supply during the latched and auto-restart operation (see *Chapter 3.4.1*). It directly controls the HV start-up cell by turning off at VCC pin threshold  $V_{VCCon}$  and turning on after a time period  $t_{ARMbase}$  (see **Figure 15**). During this bang-bang mode operation the VCC is kept at a high voltage level in order to support a proper restart, once triggered. The VCC current consumption is reduced to I<sub>VCCBB</sub>.

In auto-restart mode, there is also in addition a counter activated, which initiates a restart after a set number of *N*<sub>ARMstep</sub> HV start-up cell charge cycles (see *Figure 16*).

In latched operation a mode reset can only be achieved by disconnecting the AC line. A HW reset is taking place once the VCC voltage drops below the threshold  $V_{VCCoff}$ .






Figure 15 Bang-bang mode during protection mode




Figure 16 Auto-restart mode operation

#### VCC supply during burst mode (BM) operation 3.2.4

During burst mode operation the IC enters repeatedly a power saving mode, in which the IC current consumption is reduced to I<sub>VCCBMpsm</sub>. Waking up from and entering this power saving mode is controlled by the feedback voltage at FB pin by comparing the voltage level with the wake-up and sleep control threshold V<sub>FBBMctrl</sub> (see *Chapter 3.3.4.2*). In addition a wake-up threshold V<sub>VCCslpHVon</sub> is enabled at VCC pin, which turns-on the HV start-up cell once  $V_{\text{VCC}}$  drops below  $V_{\text{VCCslpHVon}}$ . This shall support a higher voltage level at HSVCC pin than the threshold  $V_{\rm HSVCCon}$ . The HV start-up cell is turned off when either the IC is waked up via FB pin or



#### **Functional description**

 $V_{VCC}$  is exceeding the threshold  $V_{VCCon}$ . In addition there is always only one HV start-up cell VCC charge up cycle initiated once entering the burst mode.

Note:

The system dimensioning should ensure that during steady state burst mode operation  $V_{VCC}$  stays always well above the VCC wake-up threshold  $V_{VCCslpHVon}$  in order to avoid increasing bias losses due to charging the VCC capacitor from input high voltage.

**Figure 17** shows a typical burst mode operation signal for  $V_{VCC}$  and correlated current consumption  $I_{VCC}$  during steady state burst mode operation once feedback voltage has dropped below the burst mode entry threshold  $V_{FBBMen}$ . A large decrease of  $V_{VCC}$  can occur for a large output load drop at time t0, when optocoupler feedback network is entering saturation due to Vout overshoot. This can lead to a significant longer rising time period of feedback voltage  $V_{FB}$  until time t2. At time t1 the VCC voltage is dropping below the threshold  $V_{VCCslpHVon}$  and turning on the HV start-up cell. The average current  $I_{HV(avg)}$  flowing into pin HV is depending on VAC and charging via VCC pin with  $I_{VCCchrg(avg)}$  the capacitor at VCC. At time t2 the IC is waked up via FB pin and the HV start-up cell is turned off. When feedback voltage is dropping below  $V_{FBBMctrl}$  at time t3 the IC is entering the power saving mode.




Figure 17 Burst mode operation



#### 3.3 **Control features**

The control features chapter contains all functions for the hybrid-flyback PWM generation and the half-bridge gate driver listed in Table 2. The hybrid-flyback PWM generation consists mainly of the mode control and output current control. The output current control is determining that part of the PWM control, which is taking place during high-side switch on-time  $t_{\rm HSon}$  by means of peak current control (see *Figure 18*) for the positive magnetization level I<sub>MAGpos</sub>. Furthermore it provides the decision for changing the valley number in ZV-RVS operation. The PWM control ensures cycle by cycle ZVS switching operation. The mode control feature focus on controlling directly the timings of the half-bridge PWM scheme associated with the dead-times  $t_{\rm deadLS}$ ,  $t_{\rm deadLS}$ and the low-side switch on-time  $t_{LSon}$  to determine the negative magnetization level  $l_{MAGneg}$  for the different operation modes like CRM, ZV-RVS and DCM.




Figure 18 Hybrid-flyback control structure

Table 2 **Control features** 

Feature	Chapter
Output control	Chapter 3.3.1
Mode control	Chapter 3.3.2
Burst mode control	Chapter 3.3.4
Vout start-up control	Chapter 3.3.3
Frequency jitter	Chapter 3.3.5
Half-bridge gate driver	Chapter 3.3.6

#### 3.3.1 **Output control**

During continuous switching operation the output current is only controlled by means of the positive and negative magnetization current levels  $I_{MAGpos}$  and  $I_{MAGneg}$  following **Equation 5**. During continuous operation the output current I<sub>out</sub> is controlled by means of a linear relationship between the feedback voltage at FB pin and the associated internal current set-point I<sub>SET</sub>, which is described in *Chapter 3.3.1.3*. The linear relationship is achieved by adjusting  $I_{MAGneg}$  cycle by cycle via the turn-on time of LS switch  $t_{LSon}$  depending on the input



#### **Functional description**

voltage Vin (see *Chapter 3.3.1.1*) and the output voltage Vout (see *Chapter 3.3.1.2*). The positive magnetization level  $I_{MAGpos}$  equals the positive half-bridge peak current that is controlled via CS pin at the shunt resistor  $R_{Shunt}$  (see *Figure 19*):

$$V_{\text{CSpeak}} = I_{\text{HBpeak}} \times R_{\text{Shunt}} = I_{\text{MAGpos}} \times R_{\text{Shunt}}$$

### **Equation 9**

The output voltage is measured via ZCD pin at the auxiliary winding and taken for protection features (see **Chapter 3.4.8**) and for compensating the peak to peak magnetizing current  $I_{MAGpp}$  to ensure ZVS operation over wide output voltage range (see **Chapter 3.3.1.2**).




Figure 19 Negative magnetization controlled by low-side gate driver

## 3.3.1.1 Keeping ZVS operation for wide input voltage range

ZVS operation for wide input voltage range is achieved by Vin feed-forward compensation of negative magnetization level  $I_{MAGneg}$  during the different operation modes (see *Chapter 3.3.2*). This is supported by several configurable parameters introduced in the sequel.

The implemented output current control is based on the dimensioning for the nominal output current level  $I_{\text{outnom}}^{1}$  following **Equation 5**:

$$I_{\text{outnom}} = \frac{N}{2} \times \left(I_{\text{MAGposnom}}(\text{Vin; Vout; Mode}) + I_{\text{MAGneg}}(\text{Vin; Mode})\right)$$

#### **Equation 10**

The peak current control at CS pin for adjusting  $I_{MAGpos}$  is therefore depending on the input, output voltage and the mode operation that are directly impacting the negative magnetization level  $I_{MAGneg}$ .

configurable, see *Table 5* 



#### **Functional description**

 $I_{\text{MAGneg}}$  is compensated for a changing output voltage (see **Chapter 3.3.1.2**). Therefore the compensation for input voltage requires only set-points for minimum and maximum Vin (see **Figure 20**).

#### Minimum Vin

For minimum Vin the natural freewheeling oscillation caused by  $I_{MAGnegnom}^{2}$  (see **Figure 19**) shall support the complete switch-over of the half-bridge node.

#### Maximum Vin

For maximum *Vin* the additional required negative magnetization is set for CRM with  $I_{MAGnegmaxCRM}^{2}$  and for ZV-RVS with  $I_{MAGnegmaxRVS}^{2}$ , which might be different.




Figure 20 Vin feed-forward compensation for I<sub>MAGneg</sub>

## 3.3.1.2 Keeping ZVS operation for wide output voltage range

When output voltage *Vout* is decreasing the demagnetization time of the transformer  $t_{\text{demag}}$  is prolonging, which leads to a longer time period  $t_{\text{TRANS}}$ . ZVS operation is ensured by adjusting the turn-on time of the *LS* switch  $t_{\text{LSon}}$  to match with the changed time period for  $t_{\text{TRANS}}$  in order to keep the same negative magnetization level  $I_{\text{MAGneg}}$  for a constant output load (see *Figure 21*).  $t_{\text{TRANSRVSOV}}$  means the time period for *Vout* = 0V and is derived from  $t_{\text{TRANSRVSOV}}$ <sup>3)</sup> by the following equation:



#### **Equation 11**




Figure 21 *Vout* compensation for  $t_{TRANS}$ 

## 3.3.1.2.1 Cycle by cyle ZVS operation during CRM operation

When fast decreasing the output voltage *Vout* (see *Figure 8*) or fast increasing the positive magnetization level  $I_{MAGpos}$  (see *Chapter 3.3.2.5*) the demagnetization time  $t_{demag}$  of the transformer can be too short when operating with fixed *LS* switch on-time period. This can cause hard switching or even body diode cross conduction if transformer is still positive magnetized.

<sup>&</sup>lt;sup>2</sup> configurable, see *Table 6* 

<sup>&</sup>lt;sup>3</sup> configurable, see *Table 6* 



#### **Functional description**

To ensure a cycle by cycle ZVS switching condition, the controller only activates the HS switch when the voltage signal at ZCD pin (see **Figure 18**) indicates a changing half-bridge voltage  $V_{\rm HB}$ . By this body diode cross conduction is properly avoided. This is achieved by regulating  $I_{MAGneg}$  for a target delay time  $t_{LS2ZCD}$  between falling edge of LS switch and subsequently occurring falling edge at ZCD pin (see Figure 22).

The polarity of the transformer auxiliary winding  $L_{AUX}$  has to be considered in such a way that a rising  $V_{HB}$  is leading to a falling  $V_{7CD}$ . The time between turning off the LS switch until zero-crossing detection for turning on the high-side switch  $t_{LS2ZCD}$  is observed and determining a prolongation of next turn-on phase for LS switch if required to ensure reliable ZVS operation.

An example is shown with phase t2-t3 in comparison to phase t6-t7. The dead-time  $t_{\text{deadHS1}}$  is determined by the negative half-bridge current level  $I_{MAGneg1}$ . The small level of  $I_{MAGneg1}$  leads to a rather slow rising slope of  $I_{HB}$ . The detection of zero-crossing at ZCD pin is delayed and turn-on of HS switch is not taking place under full ZVS condition at time t3. The increased delay of zero-crossing after having turned off LS switch is taken as input for increasing indirectly the negative half-bridge current level to  $I_{MAGneg2}$  by extending the turn-on time of LS switch in phase t5-t6. ZVS condition for turning on the LS switch are reached by properly dimensioning the dead-time  $t_{\text{deadLS}}$  (see **Chapter 3.3.2.1**).





Figure 22 Using zero-crossing detection at  $L_{AUX}$  to ensure ZVS operation

Only in DCM operation at very light-load partial hard switching can occur for the first LS switching cycle turn-on. This is only taking place after a long waiting period when demagnetization of the transformer is finished not causing a body diode conduction issue (see *Chapter 3.3.2.3*).

#### 3.3.1.3 **Output current control law**

Figure 23 shows the control path from feedback signal input at FB pin to peak current setting at CS pin. The requested output current equals to the internal  $I_{SFT}$  for the corresponding feedback signal. The required peak current setting is then calculated based on *Vin* measurement and mode operation.





Control path from feedback input to peak current setting Figure 23

The feedback voltage  $V_{\rm FB}$  has a linear correlation with the output current  $I_{\rm out}$  between the boarders for maximum output current I<sub>outOCP1max</sub> and burst mode entry current level I<sub>outBMen</sub>. Figure 24 is showing output current levels for various functions.




Figure 24 Control law for feedback voltage at FB pin

Controlling the output current  $I_{\text{out}}$  is determined by the equivalent internal current set-point  $I_{\text{SET}}$ , which is then taken for the peak current setting at CS pin to adjust the positive magnetization level I<sub>MAGpos</sub>. The correlation between I<sub>SET</sub> and I<sub>MAGpos</sub> is different for CRM (see *Chapter 3.3.1.3.1*) and ZV-RVS mode (see *Chapter 3.3.1.3.2*) in order to ensure a smooth transition between the CRM and ZV-RVS mode. Figure 25 shows the configurable current set-points for various functions and their correlation with the feedback voltage.

The configurable current set-points  $I_{SFTxxx}$  are defined in percentage with respect to the nominal current set-point  $I_{SETnom\%}$  that determines in percentage of the FB pin operating voltage range  $V_{FBOPmax}$  the associated voltage level  $V_{\rm FBnom}$ . Here  $I_{\rm SETnom\%}$  is set to 50% used as a factor without unit.

$$V_{\mathrm{FBnom}} = (I_{\mathrm{SETnom} \%} \times V_{\mathrm{FBOPmax}}) + V_{\mathrm{FBOPmin}}$$

### **Equation 12**

Note:

The current set-point for burst mode exit threshold I<sub>SETBMex%</sub> is only active during burst mode operation and only used as an internal parameter for comparison, which is not associated with a feedback voltage level (see **Chapter 3.3.4.4.1**). The same applies for I<sub>SETstmax</sub>% that is only active during Vout start-up control (see **Chapter 3.3.3**) to provide additional output charge current.



#### **Functional description**




Figure 25 Configurable internal current set-points  $I_{SETxxx\%}$  and correlation with  $V_{FB}$ 

For all other current set-points  $I_{SETxxx\%}$  the correlated feedback voltage  $V_{FBxxx}$  can be calculated as following:

$$V_{\rm FBxxx} = (I_{\rm SETxxx\,\%} \times I_{\rm SETnom\,\%} \times V_{\rm FBOPmax}) + V_{\rm FBOPmin}$$

### **Equation 13**

The offset  $V_{\text{FBOPmin}}$  considers the minimum operating voltage level of the opto-coupler output before entering saturation.

The peak current setting at CS pin is done by comparing the voltage at the shunt resistor  $R_{Shunt}$  with the internally derived threshold  $V_{CSxxx}$ :

$$I_{\text{MAGxxx}} = \frac{V_{\text{CSxxx}}}{R_{\text{Shunt}}}$$

#### **Equation 14**

 $V_{\text{CSxxx}}$  is beside  $I_{\text{SET}\%}$  also depending on Vin and the mode operation (see **Chapter 3.3.1.1**) shown by following relationship:

#### **CRM** operation

$$V_{\text{CSxxx}} = (I_{\text{SETxxx}\%} \times I_{\text{SETnom}\%} \times V_{\text{CSOPmax}}) + (I_{\text{MAGneg}}(\text{Vin}) \times R_{\text{Shunt}})$$

#### **Equation 15**

#### **ZV-RVS** operation

$$V_{\text{CSxxx}} = \frac{t_{\text{HBperiodex}}}{t_{\text{HBperiod}}} \times \left[ \left( I_{\text{SETxxx}\%} \times I_{\text{SETnom}\%} \times V_{\text{CSOPmax}} \right) + \left( I_{\text{MAGneg}}(\text{Vin}) \times R_{\text{Shunt}} \right) \right]$$

## **Equation 16**

Hereby  $V_{\rm CSOPmax}$  is the maximum operating voltage range at CS pin.  $R_{\rm Shunt}$  dimensioning is based on nominal output current  $I_{\rm outnom}$  at nominal current set-point  $I_{\rm SETnom\%}$ , where  $I_{\rm SETnom\%}$  also determines in percentage of  $V_{\rm CSOPmax}$  at CS pin the associated voltage level  $V_{\rm CSOPnom}$ .

$$R_{\text{Shunt}} = \frac{N}{2} \times \frac{I_{\text{SETnom \%}} \times V_{\text{CSOPmax}}}{I_{\text{Outnom}}}$$

#### **Equation 17**



#### **Functional description**

At the corners for Vin(min) and Vin(max) the expected peak current setting for nominal current set-point  $I_{SETnom\%}$  can be calculated with:

Minimum peak current setting  $V_{CSnom}(min)$  for nominal load at Vin(min) CRM operation

$$V_{\text{CSnom(min)}} = (I_{\text{SETnom }\%} \times V_{\text{CSOPmax}}) + \left( \left( I_{\text{MAGnegnom }\%} \times \frac{2 \times I_{\text{Outnom}}}{N} \right) \times R_{\text{Shunt}} \right)$$

#### **Equation 18**

### **ZV-RVS** operation

$$V_{\mathrm{CSnom}(\mathrm{min})} = \frac{t_{\mathrm{HBperiodex}}}{t_{\mathrm{HBperiod}}} \times \left( \left( I_{\mathrm{SETnom\,\%}} \times V_{\mathrm{CSOPmax}} \right) + \left( \left( I_{\mathrm{MAGnegnom\,\%}} \times \frac{2 \times I_{\mathrm{Outnom}}}{N} \right) \times R_{\mathrm{Shunt}} \right) \right)$$

#### **Equation 19**

# Maximum peak current setting $V_{CSnom}(max)$ for nominal load at Vin(max) CRM operation

$$V_{\text{CSnom(max)}} = (I_{\text{SETnom \%}} \times V_{\text{CSOPmax}}) + \left( \left( I_{\text{MAGnegmaxCRM \%}} \times \frac{2 \times I_{\text{Outnom}}}{N} \right) \times R_{\text{Shunt}} \right)$$

#### **Equation 20**

## **ZV-RVS** operation

$$V_{\mathrm{CSnom(max)}} = \frac{t_{\mathrm{HBperiodex}}}{t_{\mathrm{HBperiod}}} \times \left( \left( I_{\mathrm{SETnom\,\%}} \times V_{\mathrm{CSOPmax}} \right) + \left( \left( I_{\mathrm{MAGnegmaxRVS\,\%}} \times \frac{2 \times I_{\mathrm{Outnom}}}{N} \right) \times R_{\mathrm{Shunt}} \right) \right)$$

#### **Equation 21**

## 3.3.1.3.1 Current control during CRM

During CRM operation the negative magnetization  $I_{MAGneg}$  is controlled for a target value only depending on input voltage Vin (see *Chapter 3.3.1.1*). Here the negative magnetization  $I_{MAGneg}$  is controlled by adjusting the on-time  $t_{LSon}$ , which leads to a linear correlation between  $I_{out}$  and the set positive magnetization level  $I_{MAGpos}$ :

$$I_{\text{out}} = \frac{N}{2} \times (I_{\text{MAGpos}}(\text{Vin}) + I_{\text{MAGneg}}(\text{Vin}))$$

#### **Equation 22**

 $I_{\text{MAGpos}}$  is then controlled by the peak current control at CS pin based on the correlation with the internal target current set-point  $I_{\text{SET}}$ , which is a proportional representation of the output current  $I_{\text{out}}$ :

$$I_{\text{SET}} = \frac{2}{N} \times I_{\text{out}}$$

### **Equation 23**

$$I_{\text{MAGpos}}(I_{\text{SET}}; \text{Vin}) = I_{\text{SET}} - I_{\text{MAGneg}}(\text{Vin})$$

#### **Equation 24**

Datasheet

When reducing the load the on-time of LS switch is getting reduced until the minimum time period  $t_{TRANSnom}$ . For further reduction in load the on-time of LS is kept constant, which results in a constant peak to peak magnetization  $I_{MAGpp}$  (see *Figure 19*):

30

R1.1



#### **Functional description**

$$I_{\mathrm{MAGpp}} = I_{\mathrm{MAGpos}} - I_{\mathrm{MAGneg}}$$

#### **Equation 25**

## 3.3.1.3.2 Current control during ZV-RVS mode

As in ZV-RVS mode the peak current control for  $I_{\text{MAGpos}}$  shall be kept almost constant (see *Chapter 3.3.2.2.1*) to ensure that the demagnetization time is longer than half of the resonant period of the *LrCr* tank, a waiting time gap  $t_{\text{waitgap}}$  is introduced directly after the end of  $t_{\text{TRANSnom}}$  period (see *Figure 19*), which is extending the half-bridge period to  $t_{\text{HBperiodex}}$ . This results in a reduced output current  $I_{\text{out}}$  that can be expressed as:

$$I_{\text{out}} = \frac{t_{\text{HBperiod}}}{t_{\text{HBperiodex}}} \times \frac{N}{2} \times (I_{\text{MAGpos}} + I_{\text{MAGneg}})$$

#### **Equation 26**

The control for  $t_{\text{HBperiodex}}$  is performed by means of valley skipping control (see **Chapter 3.3.2.2.1**) depending on  $I_{\text{SET}}$  and Vin:

$$t_{\mathrm{HBperiodex}}(I_{\mathrm{SET}}; \mathrm{Vin}) = t_{\mathrm{HBperiod}} \times \frac{\left(I_{\mathrm{MAGpos}} + I_{\mathrm{MAGneg}}(\mathrm{Vin})\right)}{I_{\mathrm{SET}}}$$

## **Equation 27**

## 3.3.1.4 Propagation delay compensation (PDC)

During peak current control a propagation delay is impacting the resulting peak current limitation (see *Figure* **26**). The higher reached peak current is then compensated to a lower level by the closed application control loop via the feedback signal at *FB* pin. The magnitude of  $I_{MAG\,pos}$  overshoot is depending on the voltage at the transformer input winding Lm, which is depending on input voltage Vin and reflected output voltage at resonant capacitor  $V_{Cr}$ . A higher voltage amplitude at the transformer input winding leads to a steeper rising slope of  $I_{MAGpos}$  and vice versa. A total delay of  $I_{PDCOPC1}$  leads then to a delta overshoot of  $I_{MAGposcomp}$ :

$$\Delta I_{MAGposcomp} = \frac{(Vin - V_{Cr})}{Lm} \times t_{PDCOPC1}$$

#### **Equation 28**

 $t_{\rm PDCOPC1}$  consists of an internal delay  $t_{\rm PDint}$  caused by the OCP1 comparator, gate driver and an external delay  $t_{\rm PDext}$  caused by the power switch turn-off and parasitic capacitance connected to the half-bridge node.

$$t_{\rm PDCOCP1} = t_{\rm PDint} + t_{\rm PDext}$$

#### **Equation 29**






Figure 26 Propagation delay compensation of peak current control for I<sub>MAGpos</sub>

This dependency on Vin and  $V_{Cr}$  impacts the current set-point threshold accuracy seen in the application and is therefore compensated to avoid errors on the feedback signal  $V_{FB}$ .

The propagation delay compensation uses **Equation 28** to calculate  $\Delta I_{\text{MAGposcomp}}$  based on the parameter  $t_{\text{PDCOPC1}}^{4}$ , the measured input voltage at VS pin and measured reflected output voltage at ZCD pin. Lm is extracted from other configurable parameters as following:

$$Lm = \frac{V_{\text{VSVCRnom}} \times t_{\text{TRANSnom}}}{I_{\text{MAGpp}}}$$

### **Equation 30**

The peak current setting is then compensated by reducing the internal target peak current set-point  $I_{\text{MAGpos}}$  with  $\Delta I_{\text{MAGposcomp}}$ :

$$I_{\rm MAGposcomp} = I_{\rm MAGpos} - \Delta I_{\rm MAGposcomp}$$

## **Equation 31**

## 3.3.2 PWM control schemes

**Table 3** shows the list of features that describes the pulse width modulation (PWM) control methods for the different control modes and the associated mode transmission. Depending on load, output and input voltage (see **Chapter 3.3.1**) the control scheme is adjusted to ensure ZVS operation for both low-side and high-side switches.

<sup>4</sup> configurable, see *Table 21* 



Table 3 PWM control

Feature	Chapter	
CRM control scheme	Chapter 3.3.2.1	
ZV-RVS mode control scheme	Chapter 3.3.2.2	
DCM control scheme	Chapter 3.3.2.3	
Mode transmission control	Chapter 3.3.2.4	
Overcurrent control	Chapter 3.3.2.5	

## 3.3.2.1 CRM control scheme

The PWM control targets a ZVS operation for every half-bridge switching cycle by cycle by tuning the negative current level  $I_{MAGneg}$  (see *Figure 27*). The dead-time  $t_{deadLS}^{5J}$  between *HS* and *LS* switch is fixed as the peak current is high enough to provide proper ZVS operation for *LS* switch.




Figure 27 Half-bridge timings for CRM operation

The dead-time  $t_{\text{deadHS}}$  is depending on input voltage and mode operation. In CRM operation it consists of 2 time periods:

R1.1

<sup>&</sup>lt;sup>5</sup> configurable, see *Table 7* 



#### **Functional description**

$$t_{\text{deadHS}}(\text{Vin;CRM}) = t_{\text{LS2ZCD}}(\text{Vin}) + t_{\text{ZCDfefilCRM}}$$

#### **Equation 32**

The time period  $t_{LS2ZCD}$  is captured after turning off *LS* switch at time t0 until zero-crossing detection at time t1 and compared with a target value based on *Vin*. The shortest time period  $t_{LS2ZCDmin}^{5}$  occurs at maximum input voltage, whereas the longest time period  $t_{LS2ZCDnom}^{5}$  is correlated with minimum input voltage (see *Figure 28*).




Figure 28 Adaptive target time period for  $t_{LS2ZCD}$ 

In the subsequent half-bridge switching cycle the LS switch on-time  $t_{LSon}$  is adjusted by  $\Delta t_{LSon}$ 

$$\Delta t_{\rm LSon} = t_{\rm LS2ZCD}({\rm Vin}) - t_{\rm LS2ZCDcap}$$

## **Equation 33**

with  $t_{LS2ZCDcap}$  being the captured time period.

Extending  $t_{\rm LSon}$  increases the negative magnetization level  $l_{\rm MAGneg}$ , which then reduces the time for switching-over the half-bridge node. In this way the negative magnetization is being self-adjusted to the defined target value as shown in *Chapter 3.3.1.1* and supporting an internal accurate output current estimation for peak current setting at *CS* pin.

When reducing  $t_{LSon}$  the minimum is determined by  $t_{TRANSnom}$  at maximum output voltage level.

The 2<sup>nd</sup> part of  $t_{\text{deadHS}}$  is defined by the fixed time period  $t_{\text{ZCDfefilCRM}}^{5}$ , which is delaying the *HS* switch turn-on at time t2 after zero-crossing detection at time t1 (see *Figure 27*).

After *HS* switch is turned on the peak current limitation only takes place after a leading edge spike blanking period  $t_{HSleb}^{5}$ , which determines also the minimum on-time of *HS* switch operation.

#### 3.3.2.2 ZV-RVS control scheme

The relevant timings for ZV-RVS mode operation with ZVS pulse generation are shown in **Figure 29**). During ZV-RVS mode a waiting time gap  $t_{\text{waitgap}}$  is inserted at time t0 after a HS and LS switch half-bridge cycle to control the output current (see **Chapter 3.3.1.3.2**). The ZVS pulse  $t_{\text{ZVS}}$  is initiated by turning on the LS switch after the rising edge zero-crossing detection target number at time t1 and a delay time period  $t_{\text{ZCDrefilRVS}}^{6}$ . The dead-time for turning on the HS switch after the ZVS pulse is fixed with  $t_{\text{deadHSRVS}}^{6}$ . The subsequent dead-time  $t_{\text{deadLS}}$  is same as in CRM operation.

The required ZVS pulse length  $t_{\text{ZVS}}$  is determined by the target negative magnetization level  $I_{\text{MAGneg}}$ , the transformer magnetizing inductance Lm and depending on output voltage Vout:

<sup>&</sup>lt;sup>5</sup> configurable, see *Table 7* 

<sup>6</sup> configurable, see *Table 8* 



#### **Functional description**

$$t_{\rm ZVS} = \frac{I_{\rm MAGneg} \times Lm}{N \times V_{\rm OUT}}$$

#### **Equation 34**

 $I_{\text{MAGneg}}$  is adapted for changes in input voltage (see *Chapter 3.3.1.1*). The minimum ZVS pulse length occurs when both lowest input voltage and highest output voltage applies. Here the parameter  $t_{\text{ZVSmin}}^{7}$  is limiting the minimum adjustable ZVS pulse length.

Note: The minimum  $t_{\text{ZVSmin}}$  shall be equal or longer than the minimum on-time of the SR controller for proper operation.




Figure 29 Half-bridge timings for ZV-RVS mode operation

## 3.3.2.2.1 Valley skipping control

When operating in ZV-RVS mode, valley detection is taking place to determine the time for turning on the ZVS pulse (see *Figure 29*). The waiting time after transformer demagnetization  $t_{\text{waitgap}}$  is controlled based on the target number of detected valleys. A valley is counted once a falling edge of the ZCD signal is detected after a filter  $t_{\text{ZCDfefilRVS}}^{8}$ . The target number for valley detection is adjusted every half-bridge switching cycle depending on exceeding the thresholds  $I_{\text{MAGposRVS}(+)}$  or  $I_{\text{MAGposRVS}(-)}$ . The target valley number is increased once

<sup>&</sup>lt;sup>7</sup> configurable, see *Table 8* 

<sup>8</sup> configurable, see *Table 8* 



#### **Functional description**

the internally derived peak current setting  $I_{\text{MAGpos}}$  is dropping below  $I_{\text{MAGposRVS}(+)}$  and decreased when exceeding  $I_{\text{MAGposRVS}(-)}$ . Hence a hysteresis is built in order to avoid value jumping during steady state operation. The hysteresis magnitude can be calculated with:

$$I_{\text{MAGposRVShys}} = \frac{1}{3} \times I_{\text{MAGposnom}}$$

### **Equation 35**

Both thresholds are depending on the output voltage measured via *ZCD* pin. The value is decreasing with decreasing output voltage as shown in *Figure 30*. As a result the peak current setting at *CS* pin is kept almost constant between the two thresholds  $I_{MAGposRVS(-)}$  and  $I_{MAGposRVS(+)}$  for a given output voltage. The threshold  $I_{MAGposRVS(+)}$  is determined by the two points for  $I_{MAGposnom}$  at nominal output voltage and  $I_{MAGposRVSOV}$  for *Vout* = 0V.  $I_{MAGposRVSOV}$  is defined by  $I_{MAGposRVSOV}$  with following equation:

$$I_{\text{MAGposRVS}0V} = I_{\text{MAGposRVS}0V\%} \times I_{\text{MAGposnom}}$$

#### **Equation 36**

The maximum number of requested target valleys is limited and leads to a mode change to DCM (see *Chapter 3.3.2.4*).




Figure 30 Valley skipping control for adjusting  $t_{waitgap}$ 

#### 3.3.2.3 DCM control scheme

The DCM control is associated with triggering the ZVS pulse in ZV-RVS mode operation. ZV-RVS mode operation at light-load is limited by the maximum number of detectable zero-crossings at ZCD due to decreasing oscillation magnitude with prolongation of the inserted waiting time gap  $t_{\text{waitgap}}$  (see *Figure 10*). When further reducing the output current the waiting time gap  $t_{\text{waitgap}}$  is further increased until the ZVS pulse is initiated without zero-crossing detection. The subsequent half-bridge cycle is then again performed under ZVS condition (see *Chapter 3.3.2.2*).

Increasing  $t_{\text{waitgap}}$  takes only place until the extended half-bridge period  $t_{\text{HBperiodex}}$  (see *Chapter 3.3.2.2*) reaches the associated minimum half-bridge switching frequency  $F_{\text{DCMmin}}^{10}$ . When output current is further decreased, the feedback voltage  $V_{\text{FB}}$  drops until it exceeds the burst mode entry threshold (see *Chapter 3.3.4.1*).

The DCM operation can be disabled by means of  $EN_{DCM}^{10}$ .

<sup>&</sup>lt;sup>9</sup> configurable, see *Table 6* 

configurable, see *Table 9* 



### 3.3.2.4 Mode transmission control

#### Mode transmission between CRM and ZV-RVS mode

The mode transmission control observes the signal levels at FB and ZCD pins for exceeding thresholds that define the changeover from CRM to ZV-RVS mode and vice versa. The feedback signal  $V_{FB}$  is determining the internal current set-point  $I_{SET\%}$  and compared with the current set-point thresholds (see **Chapter 3.3.1.3**). During operating in CRM the thresholds  $I_{SETCRM2RVS\%}^{11}$  and  $V_{ZCDCRM2RVS}^{11}$  at ZCD pin are determining the switchover to ZV-RVS mode. Operating in ZV-RVS mode the thresholds  $I_{SETRVS2CRM\%}^{11}$  and  $V_{ZCDRVS2CRM}^{11}$  at ZCD pin are determining the switchover to CRM.




Figure 31 Mode transmission between CRM and ZV-RVS mode

#### Mode transmission between ZV-RVS mode and DCM

The DCM operation takes place once the control loop requests for operating beyond the maximum number of valley switching  $N_{\text{RVSvalmax}}^{12)}$  (see *Chapter 3.3.2.2.1*). After entering DCM operation the peak current setting is slightly increased by adding an offset of 25% of the set  $I_{\text{MAGposRVS}(+)}$ . During DCM operation the number of occurring valleys is observed. When ZVS pulse is initiated within a time period with lower number of valleys than  $N_{\text{RVSvalmax}}$  a switch-over to valley synchronized ZV-RVS mode operation is taking place. After leaving the DCM operation the 25% offset is removed again. This ensures a hysteresis between entering and leaving DCM.

### 3.3.2.5 Overcurrent control

The hybrid-flyback topology supports high level overcurrent operation with high efficiency. In such case CRM operation is taking place based on the equations shown in *Chapter 3.3.1.3.1*. The additionally required circulating current is achieved by increasing the peak current setting for current set-points higher than  $I_{SETnom}$ , as requested by the feedback signal at *FB* pin. Hereby the energy transmission time  $t_{TRANS}$  is extended to provide increased negative magnetization level  $I_{MAGneg}$  to reach ZVS condition for turning on the *HS* switch (see *Chapter 3.3.1.2.1*). If the estimated overcurrent is exceeding overcurrent set-points for a defined time period, a protection mode is entered (see *Chapter 3.4.7*).

## 3.3.3 Vout start-up control

The IC contains a *Vout* start-up control by observing the output voltage via the reflected voltage at *ZCD* pin, which is shown in *Figure 34*.

<sup>11</sup> configurable, see *Table 19* 

configurable, see *Table 9* 



### **Functional description**

A start-up request takes place after an IC HW reset or entered auto-restart mode when VCC is charged up and exceeded the threshold  $V_{VCCon}$  (see *Chapter 3.2.1*). At that moment following 4 conditions are checked to be valid:

- **1.** Brown-in condition with  $V_{VS} > V_{VSBIP}$  (see *Chapter 3.4.4.1*)
- 2. No Input overvoltage with  $V_{VS} < V_{VSOVP}$  (see *Chapter 3.4.4.4*)
- **3.** Feedback signal out of regulation range  $V_{FB} > V_{FBBMctrl}$
- **4.** No overtemperature condition with  $R_{MFIO} > R_{MFIOOTPrel}$  (see**Chapter 3.4.9**)

The conditions 1-3 needs to be valid within the time period  $t_{\rm stupcheck}$ . Once conditions 1-3 are valid condition 4 is checked.

In case one of those conditions is not met the IC enters bang-bang during brown-in phase (see *Chapter 3.2.2*). After all 4 conditions are valid the IC prepares for the first *HS* switch pulse. Here a maximum on-time  $t_{\rm HSonmax}$  is calculated based on *Vin* to check for a  $R_{\rm Shunt}$  short circuit at *CS* pin (CSSCP, see *Chapter 3.4.6*), when turning on the *HS* switch. But before turning on the *HS* switch a first initial *LS* switch pulse is generated with  $t_{\rm ZVSst1st}^{13}$  to precharge the bootstrap capacitor at *HSVCC* pin. Afterwards the length of ZVS pulse is fixed to the time period  $t_{\rm ZVSstup}$  until the voltage at *ZCD* pin exceeds the threshold  $V_{\rm ZCDtZVSstup}$ .

$$t_{\text{ZVSstup}} = \frac{I_{\text{MAGneg}} \times L_m}{k \times V_{\text{ZCDtZVSstup}}}$$

### **Equation 37**

Then  $t_{\text{ZVS}}$  is decreased depending on increasing  $V_{\text{ZCD}}$  (see *Figure 32*).




Figure 32 Adaptive  $t_{ZVS}$  depending on  $V_{ZCD}$ 

During ZCD search phase the number of generated half-bridge switching cycles is counted. If no zero-crossing detection is taking place after the HS switch is turned off, a next ZVS pulse is generated after a time period  $t_{\rm startzcdto}$ . When ZCD signal is missing, the counted number of half-bridge switching cycles is exceeding  $N_{\rm HBcvclemax}$ . a protection mode for *Vout* short circuit detection (VoutSCP, see *Chapter 3.4.8.3*) is entered.

With entering the ZCD search phase the very first peak current setting at CS pin is starting based on overcurrent set-point  $I_{SETOCP1lev1\%}$ . The further peak current setting is kept constant until  $V_{ZCD}$  is exceeding the threshold  $V_{ZCDtZVSstup}$ . Then Vout start-up control is determining the peak current control setting based on comparing the measured voltage at ZCD pin with target voltage set-point  $V_{ZCDtarget}$ . The peak current control is cycle by cycle linearly increasing  $V_{CS}$  until target voltage level at ZCD pin is reached or linearly decreasing  $V_{CS}$  if  $V_{ZCD}$  is over the target voltage level for ZCD pin. Here the IC increases step by step after a time period  $t_{SLWTASK}$  the incremental target value  $V_{ZVDtarget}$  (see *Figure 33*). During start-up the current set-point maximum control range is limited by  $I_{SETstmax}$ % 13).

The incremental voltage step  $\Delta V_{\text{ZCDstinc}}$  is determined by the ramp-up time period  $t_{\text{startramp}}^{13)}$ :

configurable, see *Table 11* 



### **Functional description**

$$\Delta V_{\text{ZCDstinc}} = \frac{V_{\text{ZCDnom}} \times t_{\text{SLWTASK}}}{t_{\text{startramp}}}$$

### **Equation 38**

By this the IC ramps up the output voltage in a primary side controlled manner. When the voltage at ZCD pin exceeds the threshold  $V_{ZCDRVS2CRM}$  the PWM operation is switched over to CRM scheme.




Figure 33 V<sub>ZCDtarget</sub> control during start-up phase

The start-up phase is finished once the feedback loop at FB pin takes over the peak current control. This takes place when the peak current setting at CS pin determined by  $V_{FB}$  is dropping below the peak current setting determined by  $V_{ZCD}$  ramp-up control. The maximum time period for the start-up phase is limited by a timer when exceeding  $t_{startto}$ , which leads to a start-up timeout (STTOP, see *Chapter 3.4.5*).






Figure 34 Start-up sequence



#### 3.3.4 Burst mode control

The IC contains a burst mode control block to enter a highly efficient operation mode at light-load. By introducing longer non-switching phases with IC entering a sleep mode the average switching and bias losses are reduced during burst mode operation. A slow and fast burst mode exit is supported in order to have a smooth take-over for feedback voltage regulation, when changing back from hysteretic burst frame on/off control to linear feedback loop control. *Figure 35* shows the main functions for the burst mode control as listed and described in the following:

- Burst mode entry (see Chapter 3.3.4.1)
- Burst mode operation (see Chapter 3.3.4.2)
- Burst mode bootstrap precharge (see Chapter 3.3.4.3)
- Burst mode exit control (see *Chapter 3.3.4.4*)




Figure 35 Burst mode control block

### 3.3.4.1 Burst mode entry

The burst mode entry is based on comparing the voltage at FB pin with the threshold  $V_{FBBMen}$ . Once  $V_{FB}$  is dropping below  $V_{FBBMen}$  the generation of next switching pulse is stopped and burst mode is enabled by entering sleep mode with the reduced current consumption  $I_{VCCBMpsm}$ .  $V_{FBBMen}$  is correlated with the current set-point  $I_{SETBMen}$ , which is defined by the output current control law (see *Chapter 3.3.1.3*).

$$V_{\text{FBBMen}} = (I_{\text{SETBMen }\%} \times I_{\text{SETnom }\%} \times V_{\text{FBOPmax}}) + V_{\text{FBOPmin}}$$

#### **Equation 39**

Once entered burst mode the current control law is switched over to a minimum fixed peak current setting at CS pin, which is based on  $I_{MAGposRVS(+)} + I_{MAGneg}$  (see *Figure 30*).

At burst mode entry the HV start-up cell is used once to charge up the VCC and VCC current consumption is reduced during the sleep phases (see *Chapter 3.2.4*).

configurable, see *Table 10* 



### 3.3.4.2 Burst mode operation

The steady state burst mode operation is based on a burst frame on/off control by means of comparing the voltage at FB pin with the feedback burst mode control threshold  $V_{FBBMctrl}$ . This threshold determines when the IC enters the sleep phase (falling edge) after having generated at least one switching pulse during the active phase. The same comparator is also used during the sleep phase for waking up (rising edge) by triggering a burst on-frame pattern  $t_{BMfon}$  (see Figure~36). During sleep phase  $V_{FBBMctrl}$  might be slightly lower than during the active phase. Here the burst frame duty cycle and burst mode frequency is fully controlled by means of  $V_{FB}$ .




Figure 36 Pulse pattern during burst mode operation

During burst frame on-time  $t_{\rm BMfon}$  the transferred energy is based on ZV-RVS mode switching cycles (see *Chapter 3.3.1.3.2*) with a peak current setting at *CS* pin only dependent on *Vout* and taking the first valley as base for initiating the ZVS pulse.

In burst mode the peak current setting  $I_{MAGpos}$  is fixed to  $I_{MAGposRVS(+)} + I_{MAGneg}$  (see **Figure 30**). This results in a limited output current during the burst on-frame phase  $I_{outBM}$ :

$$I_{\text{outBM}} = \frac{t_{\text{HBperiod}}}{t_{\text{HBperiodex}}} \times \frac{1}{2} \times N \times \left(I_{\text{MAGposRVS(+)}} + I_{\text{MAGneg}}\right)$$

### **Equation 40**

The average output current is now depending on the burst on-frame duty cycle (see *Figure 37*):

$$I_{\mathrm{out}} = \frac{t_{\mathrm{BMon}}}{t_{\mathrm{BMperiod}}} \times I_{\mathrm{outBM}}$$

#### **Equation 41**






Figure 37 Burst mode timings for average current set-point calculation

#### 3.3.4.3 **Burst mode bootstrap precharge**

Operation in burst mode at very light-load leads to long IC sleep phases without switching activities. During this sleep-time period  $t_{\rm BMSlp}$  (see **Figure 36**) the HSVCC voltage is dropping below the off-threshold  $V_{\rm HSVCCoff}$ and deactivating the floating HS gate driver (HSUVOFF, see Chapter 3.4.3). When HSVCC is exceeding the on-threshold  $V_{\rm HSVCCon}$  the HS gate driver is enabled for turning on the power switch after a delay  $t_{\rm HSGDdelen}$  (see Chapter 3.3.6). To ensure that a proper HSVCC supply is in place for turning on the HS switch after a long IC sleep phase, a precharge pulse is introduced first before the ZV-RVS pattern is executed (see Figure 38). The precharge pulse shall only charge the HSVCC above  $V_{\rm HSVCCon}$  in order to get the HS gate driver prematurely enabled. Dimensioning the length of this precharge pulse  $t_{\rm BMprepulse}$  needs to consider the required delay time period  $t_{\mathsf{HSGDendel}}$  for getting enabled the HS gate driver after the HSVCC voltage has exceeded the  $V_{\mathsf{HSVCCon}}$ threshold. During this delay time period also one half-bridge oscillation and one ZVS pulse period are taking place. The precharge pulse is only introduced at the beginning of the burst mode on-frame for a subsequent ZV-RVS switching cycle when the captured burst mode sleep-time period is exceeding the threshold  $t_{\rm BMSlothrop}$ <sup>15)</sup>.




Figure 38 Precharge pulse pattern

<sup>15</sup> configurable, see Table 10



### 3.3.4.4 Burst mode exit control

The burst mode exit control supports a smooth switch-over for the closed feedback control loop when leaving burst mode due to load jump or load is slowly increasing beyond a burst mode exit current set-point threshold. There are two burst mode exit paths supported. A strong load jump requires a fast burst mode exit (see *Chapter 3.3.4.4.2*) and immediate full power delivery whereas a slightly increasing load shall be controlled for a smooth switch-over (see *Chapter 3.3.4.4.1*) for the feedback voltage control in order to avoid oscillations at the output. A smaller load jump that leads to a fast burst mode exit shall also not lead to oscillations at the output. Both requirements are covered by introducing an offset  $\Delta V_{FBBM<x>exoffs}$  on the measured feedback voltage  $V_{FB}$ , when determining the correlated internal current set-point  $I_{SET\%}$  based on the output current control law (see *Chapter 3.3.1.3*). Once tracking mode is entered (CRM or continuous ZV-RVS mode operation)  $\Delta V_{FBBM<x>exoffs}$  is linearly reduced by every half-bridge switching cycle (see *Figure 39*).




Figure 39 Burst mode exit flow diagram

During burst mode operation the feedback control law only contains two thresholds at FB pin and one for the internal current set-point  $I_{SET\%}$  (see *Figure 40*):

- V<sub>FBBMctrl</sub> for controlling the burst on-frame and the sleeping phase
- V<sub>FBBMfastex</sub> for immediately leaving the burst mode
- I<sub>SETBMex</sub> based on output current estimation for slowly leaving the burst mode

When a burst mode exit condition is met a switch-over of the output current control law is taking place. The feedback voltage level corresponds at that point of time to a different current set-point compared to steady state continuous operation. E.g. if a slow burst mode exit takes place with  $I_{\text{SET}\%}(V_{\text{FB}}) > I_{\text{SETBMex}\%}$ , the feedback



### **Functional description**

voltage is ca.  $V_{\rm FBBMctrl}$ , which is then close to the nominal current set-point  $I_{\rm SETnom}$ . The normally required  $I_{\rm SETBMex}$ % and associated  $V_{\rm FBBMex}$  levels are much lower, which then can lead to an output voltage overshoot depending on how fast the external control loop is adjusting  $V_{\rm FB}$  to the required lower level. The added offset on the measured  $V_{\rm FB}$  is immediately ensuring the right internal current set-point for peak current control at CS pin. By afterwards linearly reducing every half-bridge switching cycle the offset the regulator is supported to smoothly settle to the target feedback point, which matches then to the required internal current set-point defined by the control law. The target feedback point after burst mode slow exit can be calculated by **Equation 13**:

$$V_{\mathrm{FBBMex}} = (I_{\mathrm{SETBMex}\%} \times I_{\mathrm{SETnom}\%} \times V_{\mathrm{FBOPmax}}) + V_{\mathrm{FBOPmin}}$$

### **Equation 42**

The added offset after burst mode slow exit is therefore:

$$\Delta V_{\mathrm{FBBMslwexoffs}} = V_{\mathrm{FBBMex}} - V_{\mathrm{FBBMctrl}}$$

#### **Equation 43**




Figure 40 Control law switch-switch over from burst mode to continuous mode operation

### 3.3.4.4.1 Burst mode slow exit

Burst mode slow exit is based on output current estimation by capturing the burst frame duty cycle during burst mode operation (see **Equation 41**). When the estimated current is exceeding the current set-point  $I_{\text{SETBMex}\%}^{16}$  for number of  $N_{\text{BMexreqthr}}^{16}$  burst frame period cycles the burst mode is left by switching over the control law to continuous operation, activating the offset  $\Delta V_{\text{FBBMslwexoffs}}$  and entering tracking mode with ZV-RVS mode operation.

configurable, see *Table 10* 



### **Functional description**

### 3.3.4.4.2 Burst mode fast exit

Once a load jumps exceeds the fixed energy transmission level set during burst on-frame period the feedback voltage is further increasing. The fast burst mode exit threshold  $V_{\text{FBBMfastex}}^{17}$  is then exceeded if not slow burst mode has been triggered so far. Afterwards the control law is switched over. The IC is then entering CRM operation for the first half-bridge switching cycles if  $V_{\text{ZCD}}$  is higher than the threshold  $V_{\text{ZCDRVS2CRM}}$ . This can be disabled by  $EN_{\text{BMfastexCRM}}^{18}$ .

## 3.3.5 Frequency jitter

The jitter function is only working in CRM operation. Furthermore it is depending on the voltage at VS pin. The jitter function is enabled once the voltage at VS pin exceeds the threshold  $V_{VSJitteren}^{19}$ . Frequency jitter is generated by modulating the magnetizing current for  $I_{MAGpos}$  and  $I_{MAGneg}$  in such a way that the sum of them  $I_{MAGtot}$  is kept constant. Then also  $I_{out}$  is kept constant not being impacted by modulating the switching period (see **Equation 5**).

$$I_{\text{MAGtot}} = I_{\text{MAGpos}} + I_{\text{MAGneg}}$$

### **Equation 44**

The modulation of the peak to peak magnetizing current  $I_{MAGpp}$  is performed by directly adjusting the peak current threshold at CS pin for the positive magnetizing current level  $I_{MAGpos}$  and indirectly adjusting the negative magnetizing current level  $I_{MAGneg}$  by means of changing the on-time  $t_{LSon}$  (see **Chapter 3.1.1**).

$$I_{\text{MAGpp}} = I_{\text{MAGpos}} - I_{\text{MAGneg}}$$

#### **Equation 45**

Once the negative magnetizing current is changing, the closed control loop is adjusting  $I_{MAGpos}$  accordingly. The delta for the change of half-bridge switching frequency  $\Delta F_{HBsw}$  is set by a constant for the target jitter spread  $d_{Jitterspread}$ , which is based on a percentage number of the switching frequency without Jitter.

$$\Delta F_{\rm HBsw} = F_{\rm HBsw} \times d_{\rm Jitterspread \%}$$

### **Equation 46**

$$\Delta t_{\mathrm{HBsw}} = \frac{1}{\Delta F_{\mathrm{HBsw}}}$$

#### **Equation 47**

The incremental step for changing the target switching period is one master clock period  $t_{\rm MCLK}$ . This adjustment is taking place after a delay time  $t_{\rm Jitterstpdel}$  in order to provide time for the control loop to settle to the changed level for  $t_{\rm MAGneg}$ . The jitter function starts first with increasing  $t_{\rm MAGneg}$  step by step until the correlated switching period has exceeded the target maximum jitter switching period  $t_{\rm Jitterpermax}$ .

$$t_{\rm Jitterpermax} = t_{\rm HBper} + \Delta t_{\rm HBsw}$$

### **Equation 48**

configurable, see *Table 10* 

configurable, see *Table 10* 

configurable, see *Table 20* 



### **Functional description**

Subsequently  $I_{MAGneg}$  is adjusted step by step back to the starting level for the switching period  $t_{HBper}$  (see Figure 41)

Note:

Increasing the amount of negative magnetization I<sub>MAGneg</sub> is reducing the dead-time for turning on the high-side switch  $t_{deadHS}$ . Therefore the potential target delta for switching period spread  $d_{Jitterspread\%}$ is limited by the target minimum time delay between the falling edge of LS switch and following zero-crossing detection t<sub>LSdelZCDmin</sub>.




Figure 41 I<sub>MAG</sub> modulation for frequency jittering

#### Half-bridge gate driver 3.3.6

The half-bridge gate driver consists of a low-side gate driver for LS switch, which is supplied by VCC and GND pin. The HS switch is driven by a floating high-side gate driver supplied by HSVCC and HSGND. The floating HS domain is galvanically isolated and steered via a coreless pulse transformer. The LS and HS gate drivers are enabled/disabled based on the corresponding undervoltage lockout thresholds ( $V_{VCCon}$ ,  $V_{VCCoff}$ ) and ( $V_{HSVCCon}$ , V<sub>HSVCCoff</sub>) (see *Chapter 3.4.2* and *Chapter 3.4.3*). Both drivers are clamping the maximum gate driver output voltage to  $V_{LSGDhigh}$ ;  $V_{HSGDhigh}$ . If disabled the gate driver outputs are actively kept shut down. When HSVCC exceeds the threshold  $V_{\rm HSVCCon}$  the high-side gate driver is enabled after a time period of  $t_{\rm HSGDendel}$ .






Figure 42 Half-bridge gate driver



### 3.4 Protection features

**Table 4** shows the protection features and their corresponding default reactions. Two protection modes (auto-restart mode and latch mode) as well as a UVOFF HW reset (IC deactivation by VCC undervoltage lockout) are implemented.

Note:

All protection features w/o UVOFF and HSUVOFF only apply during normal operation. During sleep phase (in burst or protection mode), no pin protection is active.

**Table 4** Protection features

Feature	Symbol	<b>Default reaction</b>	Description
VCC undervoltage lockout	UVOFF	HW reset and restart	Chapter 3.4.2
HSVCC undervoltage lockout	HSUVOFF	Disable HS gate driver	Chapter 3.4.3
Brown-in protection	BIP	Bang-bang mode without start-up request	Chapter 3.4.4.1
Slow brown-out protection	SBOP	Stop operation and enter bang-bang mode for brown-in phase	Chapter 3.4.4.3
Fast brown-out protection	FBOP	Stop operation and enter bang-bang mode for brown-in phase	Chapter 3.4.4.2
Vin overvoltage protection	VinOVP	Auto-restart mode	Chapter 3.4.4.4
Start-up timeout protection	STTOP	Auto-restart mode	Chapter 3.4.5
CS pin short circuit protection	CSSCP	Auto-restart mode	Chapter 3.4.6
Output overcurrent protection OCP1 level 1	OCP1lev1	Auto-restart mode	Chapter 3.4.7.1
Output overcurrent protection OCP1 level 2	OCP1lev2	Auto-restart mode	<b>Chapter 3.4.7.2</b>
Output maximum current protection	OCP1max	Auto-restart mode	<b>Chapter 3.4.7.3</b>
Peak overcurrent protection OCP2	OCP2	Latch mode <sup>20)</sup>	<b>Chapter 3.4.7.4</b>
Vout overvoltage protection	VoutOVP	Latch mode <sup>21)</sup>	<b>Chapter 3.4.8.2</b>
Vout undervoltage protection	VoutUVP	Auto-restart mode	<b>Chapter 3.4.8.1</b>
Vout short circuit protection	VoutSCP	Auto-restart mode <sup>22)</sup>	<b>Chapter 3.4.8.3</b>
External overtemperature protection	extOTP	Auto-restart mode & Latch mode	Chapter 3.4.9
Watchdog timer	WDOG	Auto-restart	Chapter 3.4.10

R1.1

<sup>&</sup>lt;sup>20</sup> configurable with *EV*<sub>CSOCP2</sub>, see *Table 16* 

configurable with *EV*<sub>ZCDOVP</sub>, see *Table 15* 

<sup>&</sup>lt;sup>22</sup> Only active during start-up phase



### **Functional description**

### 3.4.1 Protection modes

Once the protection mode is entered, the IC stops the gate driver switching at *LSGD* and *HSGD* pins and enters stand-by mode. During stand-by mode, the HV start-up cell is operating in the bang-bang mode (see *Chapter 3.2.3*) to keep the VCC voltage at a high level to have enough energy stored in the VCC capacitor for the system start-up. Two protections modes are supported as described in the sequel.

### Latch mode (LM)

In latched operation the system keeps staying in stand-by mode without any restart attempt. The latched operation can only be reset by VCC dropping below the UVOFF HW reset threshold  $V_{VCCoff}$ .

Note:

Reset of latch mode is done by disconnecting the AC line. By connecting the HV start-up cell via diodes in front of the rectifier the reset time is mainly determined by the size of the capacitor at VCC pin.

### Auto-restart mode (ARM)

In auto-restart mode operation the IC triggers a restart after the approximated auto-restart sleep time  $t_{\text{ARMslp}}^{23}$ . The control IC resumes its operation with soft-start after the VCC capacitor is charged up and the VCC voltage has reached its turn-on threshold  $V_{\text{VCCon}}$ .  $t_{\text{ARMslp}}$  determines the number of set sleep cycles  $N_{\text{ARMstep}}$ , which are based on the time period  $t_{\text{ARMbase}}$ . (see *Chapter 3.2.3*).

 $t_{\text{ARMslp}} = N_{\text{ARMstep}} \times t_{\text{ARMbase}}$ 

### **Equation 49**

## 3.4.2 VCC undervoltage lockout (UVOFF)

The implemented VCC undervoltage lockout (UVOFF) ensures a defined activation and deactivation of the IC operation depending on the supply voltage at pin VCC. The UVOFF contains a hysteresis with the upper voltage threshold  $V_{\text{VCCon}}$  for activating the IC. A VCC voltage level dropping below the bottom threshold  $V_{\text{VCCoff}}$  resets and deactivates the IC during normal operation. In reset state the HV start-up cell is turned on, starting the next VCC charge cycle until VCC voltage exceeds  $V_{\text{VCCon}}$  (see *Chapter 3.2.1*).

## 3.4.3 HSVCC undervoltage lockout (HSUVOFF)

The implemented HSVCC undervoltage lockout (UVOFF) ensures a defined activation and deactivation of the floating high-side driver. The HSUVOFF contains a hysteresis with the upper voltage threshold  $V_{\rm HSVCCon}$  for activating the high-side gate driver. A HSVCC voltage level dropping below the bottom threshold  $V_{\rm HSVCCoff}$  turns off and deactivates immediately the high-side driver. During deactivation phase the high-side driver current consumption is reduced to  $I_{\rm HSVCCUVOFF}$ .

## 3.4.4 Input voltage Vin protection

The IC contains 4 detection thresholds at VS pin for input voltage Vin protection to ensure a safe operation within a reliable input voltage range (see **Figure 43**). Following Vin protections are provided:

- Vin brown-in protection (BIP, see Chapter 3.4.4.1)
- Vin slow brown-out protection (SBOP, see Chapter 3.4.4.3)
- Vin fast brown-out protection (FBOP, see Chapter 3.4.4.2)
- Vin overvoltage protection (VinOVP see Chapter 3.4.4.4)

<sup>&</sup>lt;sup>23</sup> configurable, see *Table 12* 






Figure 43 Input voltage Vin protection

### 3.4.4.1 Brown-in protection (BIP)

At initial power-up or auto-restart, the brown-in condition at VS pin must be fulfilled for initiating the switching start-up procedure. Brown-in conditions are met when voltage at VS pin exceeds the threshold  $V_{VSBIP}^{24}$  within the time period  $t_{\text{stupcheck}}$  during start-up (see *Chapter 3.3.3*). If the IC is activated and Vin brown-in condition are not reached the IC enters the bang-bang mode to keep the IC alive and ensure a high VCC level for immediate start-up once Vin brown-in conditions are detected (see *Chapter 3.2.2*).

## **3.4.4.2** Fast brown-out protection (FBOP)

The fast brown-out protection (FBOP) is realized by comparing the voltage at VS pin with the threshold  $V_{\text{VSFBOP}}^{24}$  that is set below the slow brown-out protection threshold  $V_{\text{VSSBOP}}$  (see **Chapter 3.4.4.3**). Fast brown-out occurrence is not blanked and sampled with a time period  $t_{\text{sample}}$ .

## 3.4.4.3 Slow brown-out protection (SBOP)

The slow brown-out protection (SBOP) is realized by comparing the voltage at VS pin with the threshold  $V_{VSSBOP}^{24}$  for a blanking time  $t_{VSSBOPbl}$ . Once triggered the bang-bang mode for Vin brown-in detection is entered (see *Chapter 3.2.2*).

## 3.4.4.4 Vin overvoltage protection (VinOVP)

*Vin* overvoltage protection (VinOVP) is taking place by comparing the voltage at *VS* pin with the threshold  $V_{VSOVP}^{25}$ . The result is sampled with a time period  $t_{sample}$ . Once VinOVP is triggered the auto-restart mode is entered (see *Chapter 3.4.1*).

At *Vout* start-up the VinOVP is checked together with brown-in protection (BIP) (see *Chapter 3.3.3*). When a time period  $t_{\text{stupcheck}}$  is exceeded and *Vin* voltage level is not within the target range the bang-bang mode during

configurable, see *Table 11* 

configurable, see *Table 13* 



### **Functional description**

brown-in phase is entered (see *Chapter 3.3.3*). Furthermore also at wake-up during burst mode operation the start of burst on-frame is only initiated if no VinOVP is detected at wake-up.

### 3.4.5 Start-up timeout protection (STTOP)

In case of overload during start-up the output voltage *Vout* may not reach the regulation nominal voltage target *Voutnom*, preventing the system from entering regulation and staying permanently in start-up condition. To avoid such situation a timer is initiated at start-up request from the very first switching pulse to observe the ongoing start-up time  $t_{\text{start}}$ . A timeout is detected when after a maximum time period  $t_{\text{startto}}^{26}$  the current set-point determined by  $V_{\text{FB}}$  is not dropping below the current set-point determined by *Vout* start-up control (see *Chapter 3.3.3*).

## 3.4.6 CS pin short circuit protection (CSSCP)

During *Vout* start-up a short circuit detection at *CS* pin is activated for the very first *HS* switch pulse to protect the application operating with a shortened  $R_{Shunt}$ . Hereby the maximum on-time of *HS* switch is limited to a precalculated time period  $t_{HSonmax}$ :

$$t_{\mathrm{HSonmax}} = 2 \times t_{\mathrm{TRANSnom}} \times \left(\frac{(V_{\mathrm{outnom}} \times N)/k_{\mathrm{Rvs}}}{V_{\mathrm{VS}}}\right)$$

#### **Equation 50**

 $V_{VS}$  is the instantaneous input voltage measured at VS pin. Once the on-time of HS switch exceeds  $t_{HSonmax}$  auto-restart mode is entered.

## 3.4.7 Overcurrent protection

The overcurrent protection contains several detection functions, which protect the application when exceeding a primary side peak current or operating under output overcurrent conditions (see *Figure 44*).

- Output overcurrent protection OCP1 level 1 (OCP1lev1, see Chapter 3.4.7.1)
- Output overcurrent protection OCP1 level 2 (OCP1lev2, see Chapter 3.4.7.2)
- Output maximum current protection (OCP1max, see Chapter 3.4.7.3)
- Primary peak overcurrent protection OCP2 (OCP2, see Chapter 3.4.7.4)






Figure 44 Overcurrent protection overview

## 3.4.7.1 Output overcurrent protection OCP1 level 1 (OCP1lev1)

The output overcurrent protection level  $I_{SETOCP1lev1\%}^{27}$  is defined by the output current control law (see *Figure* 25). Once the current set-point  $I_{SET\%}$  exceeds the threshold  $I_{SETOCP1lev1\%}$  a timer is started. Auto-restart mode is triggered when the timer reaches the threshold  $t_{OCP1lev1bl\%}^{27}$ . The timer is also reset when  $I_{SET\%}$  is dropping back below  $I_{SETOCP1lev1\%}$ .

The associated peak current setting at CS pin can be calculated with **Equation 15** and **Equation 16**:

### **CRM** operation

$$V_{\text{CSOCP1lev1}} = (I_{\text{SETOCP1lev1}\%} \times I_{\text{SETnom}\%} \times V_{\text{CSOPmax}}) + (I_{\text{MAGneg}}(\text{Vin}) \times R_{\text{Shunt}})$$

### **Equation 51**

#### **ZV-RVS** operation

$$V_{\text{CSOCP1lev1}} = \frac{t_{\text{HBperiodex}}}{t_{\text{HBperiod}}} \times \left[ \left( I_{\text{SETOCP1lev1}\%} \times I_{\text{SETnom}\%} \times V_{\text{CSOPmax}} \right) + \left( I_{\text{MAGneg}}(\text{Vin}) \times R_{\text{Shunt}} \right) \right]$$

#### **Equation 52**

The associated feedback voltage at FB pin can be calculated with **Equation 13**:

<sup>&</sup>lt;sup>27</sup> configurable, see *Table 16* 



### **Functional description**

$$V_{\mathrm{FBOPnin}} = (I_{\mathrm{SETOCP1lev1}\%} \times I_{\mathrm{SETnom}\%} \times V_{\mathrm{FBOPmax}}) + V_{\mathrm{FBOPmin}}$$

#### **Equation 53**

## 3.4.7.2 Output overcurrent protection OCP1 level 2 (OCP1lev2)

The threshold  $I_{\text{SETOCP1lev2}\%}^{28}$  provides a 2<sup>nd</sup> output overcurrent protection level. Once the current set-point  $I_{\text{SET}\%}$  exceeds the threshold  $I_{\text{SETOCP1lev2}\%}$  the timer for OCP1lev2 is started. Auto-restart mode is triggered when the timer reaches the threshold  $t_{\text{OCP1lev2bl}\%}^{28}$ . This timer is also reset when  $I_{\text{SET}}$  is dropping back below  $I_{\text{SETOCP1lev2}\%}$ 

The associated peak current setting at CS pin can be calculated with **Equation 15** and **Equation 16**:

### **CRM** operation

$$V_{\text{CSOCP1lev2}} = (I_{\text{SETOCP1lev2}\%} \times I_{\text{SETnom}\%} \times V_{\text{CSOPmax}}) + (I_{\text{MAGneg}}(\text{Vin}) \times R_{\text{Shunt}})$$

### **Equation 54**

### **ZV-RVS** operation

$$V_{\mathrm{CSOCP1lev2}} = \frac{t_{\mathrm{HBperiodex}}}{t_{\mathrm{HBperiod}}} \times \left[ \left( I_{\mathrm{SETOCP1lev2\,\%}} \times I_{\mathrm{SETnom\,\%}} \times V_{\mathrm{CSOPmax}} \right) + \left( I_{\mathrm{MAGneg}}(\mathrm{Vin}) \times R_{\mathrm{Shunt}} \right) \right]$$

### **Equation 55**

The associated feedback voltage at FB pin can be calculated with **Equation 13**:

$$V_{\mathrm{FBOPmin}} = (I_{\mathrm{SETOCP1lev2\%}} \times I_{\mathrm{SETnom\%}} \times V_{\mathrm{FBOPmax}}) + V_{\mathrm{FBOPmin}}$$

#### **Equation 56**

## 3.4.7.3 Output maximum current protection (OCP1max)

The threshold  $I_{\text{SETOCP1max}}^{29)}$  defines the maximum output current level of output current control. Once a higher output current is requested via  $V_{\text{FB}}$  control the output current is kept limited and a timer for loutMaxP is started. During this phase output voltage is dropping because output current is higher than what is provided by the converter ( $I_{\text{SETOCP1max}}$ ). Auto-restart mode is entered when the timer reaches the threshold  $t_{\text{OCP1maxbl}}^{29}$ . The timer is reset when auto-restart mode is entered or  $I_{\text{SET}}$  is dropping below  $t_{\text{OCP1maxbl}}$ .

The associated peak current setting at CS pin can be calculated with **Equation 15** and **Equation 16**:

### **CRM** operation

$$V_{\text{CSOCP1max}} = I_{\text{SETOCP1max}\%} \times I_{\text{SETnom}\%} \times V_{\text{CSOPmax}} + \left(I_{\text{MAGneg}}(\text{Vin}) \times R_{\text{Shunt}}\right)$$

### **Equation 57**

### **ZV-RVS** operation

configurable, see *Table 16* 

configurable, see *Table 16* 



### **Functional description**

$$V_{\mathrm{CSOCP1max}} = \frac{t_{\mathrm{HBperiodex}}}{t_{\mathrm{HBperiod}}} \times \left[I_{\mathrm{SETOCP1max\,\%}} \times I_{\mathrm{SETnom\,\%}} \times V_{\mathrm{CSOPmax}} + \left(I_{\mathrm{MAGneg}}(\mathrm{Vin}) \times R_{\mathrm{Shunt}}\right)\right]$$

#### **Equation 58**

The associated feedback voltage at FB pin can be calculated with **Equation 13**:

$$V_{\mathrm{FBOCP1max}} = I_{\mathrm{SETOCP1max}\%} \times I_{\mathrm{SETnom}\%} \times V_{\mathrm{FBOPmax}} + V_{\mathrm{FBOPmin}}$$

### **Equation 59**

## 3.4.7.4 Primary peak overcurrent protection OCP2 (OCP2)

 $V_{\rm CSOCP2}$  is a fixed threshold at CS pin and beyond the maximum operating range  $V_{\rm CSOPmax}$ . The OCP2 function is not blanked during the leading edge blanking time  $t_{\rm HSleb}$ . Once exceeded the latch mode is entered as default.

## 3.4.8 Vout voltage protection

The IC provides 2 output voltage *Vout* protection threshold levels  $V_{\text{ZCDUVP}}$  (VoutUVP, see *Chapter 3.4.8.1*) and  $V_{\text{ZCDOVP}}$  (VoutOVP, see *Chapter 3.4.8.2*) to ensure a reliable operation within a defined *Vout* operating range. The measurement is done via the reflected voltage at the auxiliary winding of the transformer during the demagnetization phase when the LS switch is turned on (see *Figure 19*). Furthermore the zero-crossing detection during start-up phase is observed to detect short circuit conditions at the output (VoutSCP, see *Chapter 3.4.8.3*).




Figure 45

## 3.4.8.1 Vout undervoltage protection (VoutUVP)

*Vout* undervoltage is detected when the reflected output voltage measured via *ZCD* pin is dropping below the threshold  $V_{ZCDUVP}^{30}$ . Once detected the auto-restart mode is immediately triggered. *VoutUVP* can be disabled during burst mode operation by means of  $EN_{BMVoutLIVP}^{30}$ .

<sup>30</sup> configurable, see *Table 15* 



### 3.4.8.2 Vout overvoltage protection (VoutOVP)

*Vout* overvoltage is detected when the reflected output voltage measured via *ZCD* pin is exceeding the threshold  $V_{ZCDOVP}^{31}$ . Once detected a protection mode is immediately triggered. The default reaction is set to latch mode and can be changed to auto-restart mode with  $EV_{ZCDOVP}^{31}$ .

### 3.4.8.3 Vout short circuit protection (VoutSCP)

The *Vout* short circuit protection is only active during start-up phase in order to limit the number of half-bridge switching cycles during the auto-restart. When operating under short circuit condition at the output the magnitude of reflected voltage is too low, which inhibits a proper zero-crossing detection at *ZCD* pin. After start-up request only a maximum of  $N_{\text{HBcyclemax}}^{32}$  consecutive half-bridge switching cycles without zero-crossing detection are allowed. If  $N_{\text{HBcyclemax}}$  is exceeded the restart phase is stopped and auto-restart mode sleeping phase is prematurely entered.

## 3.4.9 External overtemperature protection (extOTP)

The external overtemperature protection is based on measuring an external NTC resistor. The external NTC is biased by the internal VREF supply via the internal pull-up resistor  $R_{\rm MFIOpu}$ . The voltage at MFIO pin is measured and taken for calculation of the external resistor connected to MFIO pin. The calculated resistor is then compared with 2 resistor thresholds. When the external resistor  $R_{\rm EXT}$  is falling below the threshold  $R_{\rm MFIOOTPtrig}$  auto-restart mode is entered. An auto-restart cycle can only take place if  $R_{\rm EXT}$  value is exceeding the threshold  $R_{\rm MFIOOTPrel}$ . The auto-restart cycles after being triggered with an external overtemperature event are counted. When the number of external OTP events exceeds the threshold  $N_{\rm OTPevmax}$  alternative event, which can be only released by VCC dropping below  $V_{\rm VCCoff}$ .




Figure 46

## 3.4.10 Watchdog timer

A watchdog timer is observing the internal control procedure by being continuously reset within a set time period. Once the timer is not reset in time a protection mode is entered, which is determined by the parameter  $EV_{WDOG}^{34}$ .

<sup>31</sup> configurable, see *Table 15* 

<sup>32</sup> configurable, see *Table 11* 

configurable, see *Table 17* 

configurable see *Table 18* 



Configuration

## 4 Configuration

The configuration of XDPS2201 is supported by the GUI tool .dp Vision provided by Infineon. This chapter gives an overview about the configurable parameters, which are programmable via the UART interface at *MFIO* pin. *Chapter 4.1* shows the relationship between the parameter symbols described in the functional description and the parameter names shown in .dp Vision GUI tool. Furthermore the associated tolerance classes are assigned to the configurable typical parameters, which can be found in *Chapter 4.2*.

## 4.1 Configurable parameters and functions

The following tables show the IC configurable parameters and their default programmed values, which some of them are either derived from or being configurable system parameters defined in XDP Vision tool.

### 4.1.1 System settings

Table 5 System settings

Symbol	Description	Value	Unit	Tol Class	Chapter
N	Transformer turns ratio of primary winding $N_p$ and secondary winding $N_s$ , defined by $N_p/N_s$	2.57	_	_	Chapter 3.4.6
k <sub>Rvs</sub>	Ratio of resistor divider connected at <i>VS</i> pin and bulk voltage	168.25	_	_	
$V_{\text{outnom}}$	Maximal nominal regulated output voltage	20	V	_	
I <sub>outnom</sub>	Maximal nominal output current without over- current condition	3.25	А	_	

## 4.1.2 Dimensioning

Table 6 Dimensioning for output current control

Symbol	Description	Value	Unit	Tol Class	Chapter
I <sub>MAGnegnom</sub> %	Nominal negative magnetizing current level in percentage in relation to $I_{\rm outnom} \times 2/N$	17.4	%	_	Chapter 3.3.1
I <sub>MAGnegmax</sub> CRM%	Maximum negative magnetizing current level in percentage in relation to $I_{\rm outnom} \times 2/N$ required to achieve ZVS at maximum input voltage $\it Vin$ during CRM operation	31.6	%	_	
I <sub>MAGnegmaxRVS</sub> %	Maximum negative magnetizing current level in percentage in relation to $I_{\rm outnom} \times 2/N$ required to achieve ZVS at maximum input voltage $\it Vin$ during ZV-RVS mode operation	39.5	%	_	
I <sub>MAGposRVS0V%</sub>	Minimum peak current setting determined by $I_{MAGposRVS}$ for $Vout = 0V$ in percentage in relation to $I_{MAGposnom}$	75	%	_	Chapter 3.3.2.2.1
V <sub>ZCDnom</sub>	$ZCD$ pin nominal voltage during $LS$ switch turnon at $V_{\text{outnom}}^{35}$	1.398	V	TC_V3a	Chapter 3.3.1.2



## Configuration

## Table 6 Dimensioning for output current control (continued)

Symbol	Description	Value	Unit	Tol Class	Chapter
t <sub>TRANSnom</sub>	Minimum LS switch on-time during energy transfer at V <sub>outnom</sub>	3.6	μs	TC_T1	
t <sub>TRANSRVS0V%</sub>	Representing the value $t_{TRANS}$ in RVS mode for $Vout = 0V$ in percentage in relation to $t_{TRANS}$ modulation depending on output voltage measured via $ZCD$ pin.	166	%	_	

## 4.1.3 Half-bridge

## Table 7 Half-bridge timings

Symbol	Description	Value	Unit	Tol Class	Chapter
$t_{LS2ZCDnom}$	Target time delay target for <i>LSGD</i> pin falling edge to <i>ZCD</i> pin falling edge at minimum <i>Vin</i>	532	ns	TC_T1	Chapter 3.3.2.1
$t_{LS2ZCDmin}$	Target time delay target for <i>LSGD</i> pin falling edge to <i>ZCD</i> pin falling edge at maximum <i>Vin</i>	234	ns	TC_T1	
$t_{\sf deadLS}$	Dead-time between <i>HS</i> pulse falling edge and <i>LS</i> pulse rising edge	150	ns	TC_T1	
$t_{\sf ZCDfefilCRM}$	Time delay between falling edge ZCD and HS pulse rising edge in CRM operation	172	ns	TC_T1	
$t_{HSleb}$	HS switch leading edge blanking (LEB) determining minimum on-time	300	ns	TC_T1	

## Table 8 Half-bridge timings only for ZV-RVS mode

Symbol	Description	Value	Unit	Tol Class	Chapter
$t_{ m deadHSRVS}$	Dead-time between LS (ZVS pulse) falling edge and HS pulse rising edge in ZV-RVS mode	400	ns	TC_T1	Chapter 3.3.2.2
t <sub>ZVSmin</sub>	Minimum ZVS pulse width during ZV-RVS mode operation	600	ns	TC_T1	
t <sub>ZCDrefilRVS</sub>	Filtering time between ZCD pin rising edge and HS pulse rising edge in ZV-RVS mode operation	410	ns	TC_T1	
t <sub>ZCDfefilRVS</sub>	Filtering time for ZCD pin falling edge for valley detection in ZV-RVS mode operation	210	ns	TC_T1	Chapter 3.3.2.2.1

<sup>35</sup> for wide output voltage range



## Configuration

## 4.1.4 ZV-RVS/DCM operation

### Table 9 Transition between ZV-RVS mode and DCM operation

Symbol	Description	Value	Unit	Tol Class	Chapter
EN <sub>DCM</sub>	Enable for DCM operation (when maximum valley in RVS operation is reached)	Enabled	_	n.a.	Chapter 3.3.2.3
$F_{DCMmin}$	Minimum switching frequency limit during DCM operation	20	kHz	TC_T1	
N <sub>RVSvalmax</sub>	Maximum number of valleys during ZV-RVS operation	8	_	n.a.	Chapter 3.3.2.4

### 4.1.5 **Burst**

## Table 10 Burst mode operation

Symbol	Description	Value	Unit	Tol Class	Chapter	
I <sub>SETBMen%</sub>	Burst mode entry current set-point in percentage of nominal set-point	10	%	_	Chapter 3.3.4.1	
I <sub>SETBMex</sub> %	Burst mode exit current set-point in percentage of nominal set-point	20	%	_	Chapter 3.3.4.4.1	
$N_{BMexreqthr}$	Number of burst frames with average current level higher than $I_{SETBMex\%}$ to leave burst mode	3	_	_		
$V_{FBBMfastex}$	FB pin fast burst mode exit threshold	1.8	V	TC_V4	Chapter	
EN <sub>BMfastexCRM</sub>	Allow for CRM operation directly after burst mode fast exit. If disabled, ZV-RVS mode is first used after burst mode fast exit.	Enabled	_	_	3.3.4.4.2	
t <sub>BMprepulse</sub>	Pulse width to precharge the bootstrap capacitor after a pause longer than $t_{BMslpthrpp}$	1.3	μs	TC_T1	Chapter 3.3.4.3	
t <sub>BMslpthrpp</sub>	Burst pause time threshold for enabling precharge pulse	1.0	ms	TC_T2		

## **4.1.6** Start-up

### Table 11 Start-up operation

Symbol	Description	Value	Unit	Tol Class	Chapter
$V_{\text{VSBIP}}$	VS pin threshold for input voltage Vin brown-in protection	0.737	V	TC_V1b	Chapter 3.4.4.1
I <sub>SETstmax</sub> %	Maximum target current set-point during start- up phase in percentage of nominal set-point	140	%	_	Chapter 3.3.3
t <sub>startramp</sub>	Output voltage ramp-up target time period during start-up phase <sup>36)</sup>	12	ms	TC_T1	

R1.1



## Configuration

Table 11 Start-up operation (continued)

Symbol	Description	Value	Unit	Tol Class	Chapter
N <sub>HBcyclemax</sub>	Maximum number of allowed half-bridge switching cycles without subsequent zero-crossing detection (ZCD) during ZCD search phase at <i>Vout</i> start-up	100	_	_	
$t_{ m startzcdto}$	Maximum time period without zero-crossing detection for generating next pulse <sup>37)</sup> only during ZCD search phase	70	μs	TC_T1	
t <sub>ZVSst1st</sub>	Very first ZVS pulse initial length at to precharge the HS bootstrap capacitor	7	μs	TC_T1	

### 4.1.7 Protections

### Table 12 Auto-restart mode [ARM]

Symbol	Description	Value	Unit	Tol Class	Chapter
t <sub>ARMslp</sub>	Approximated auto-restart mode sleep time period <sup>38)</sup>	3.0	S	TC_T2	Chapter 3.4.1

### Table 13 Input voltage Vin protection at VS pin

Symbol	Description	Value	Unit	Tol Class	Chapter
$V_{\text{VSSBOP}}$	VS pin threshold for input voltage Vin slow brown-out protection	0.713	V	TC_V1b	Chapter 3.4.4.3
$V_{\text{VSFBOP}}$	VS pin threshold for input voltage Vin fast brown-out protection	0.386	V	TC_V1b	Chapter 3.4.4.2
$\overline{V_{ m VSOVP}}$	VS pin threshold for input voltage Vin overvoltage protection	2.270	V	TC_V1b	Chapter 3.4.4.4

### Table 14 Start-up timeout protection

Symbol	Description	Value	Unit	Tol Class	Chapter
$t_{ m startto}$	Maximum allowed start-up time until start drop of feedback voltage <sup>36)</sup>	48	ms	TC_T1	Chapter 3.3.3

based on  $t_{SLWTASK}$ , see **Table 35** 

based on  $t_{MCLK}$ , see *Table 35* 

based on  $t_{ARMbase}$ , see *Table 35* 



## Configuration

Table 15 Vout voltage protection

Symbol	Description	Value	Unit	Tol Class	Chapter
V <sub>ZCDUVP</sub>	ZCD pin undervoltage protection threshold for output voltage	0.220	V	TC_V3b	Chapter 3.4.8.1
<i>EN</i> <sub>BMVoutUVP</sub>	Activation of <i>Vout</i> UVP in burst mode operation	Enable	_	_	
EV <sub>ZCDOVP</sub>	Reaction event for ZCD pin overvoltage detection	Latch	_	_	Chapter 3.4.8.2

### Table 16 Overcurrent protection

Symbol	Description	Value	Unit	Tol Class	Chapter
I <sub>SETOCP1lev1</sub> %	Current set-point threshold in percentage of nominal set-point for OCP1 overcurrent protection level 1	125	%	_	Chapter 3.4.7.1
t <sub>OCP1lev1bl</sub>	OCP1 overcurrent protection level 1 blanking time <sup>39)</sup>	12	S	TC_T1	
I <sub>SETOCP1lev2</sub> %	Current set-point threshold in percentage of nominal set-point for OCP1 overcurrent protection level 2	140	%	_	Chapter 3.4.7.2
t <sub>OCP1lev2bl</sub>	OCP1 overcurrent protection level 2 blanking time <sup>39)</sup>	1000	ms	TC_T1	
I <sub>SETOCP1max</sub> %	Current set-point in percentage of nominal set- point for OCP1 maximum current limitation	160	%	_	<b>Chapter 3.4.7.3</b>
t <sub>OCP1maxbl</sub>	OCP1 maximum current limitation blanking time <sup>36)</sup>	6	ms	TC_T1	
EV <sub>CSOCP2</sub>	Reaction on exceeding OCP2 overcurrent threshold	Latch	_	_	

### Table 17Overtemperature protection

Symbol	Description	Value	Unit	Tol Class	Chapter
$R_{MFIOOTPtrig}$	MFIO pin external overtemperature protection trigger resistor threshold	7.7	kΩ	TC_R1	Chapter 3.4.9
$R_{MFIOOTPrel}$	MFIO pin external overtemperature protection release resistor threshold	51.4	kΩ	TC_R2	
N <sub>OTPevmax</sub>	MFIO pin external overtemperature protection number of allowed triggered events before entering latch mode	2	_	_	

R1.1

based on  $t_{VSLWTASK}$ , see **Table 35** 

based on  $t_{SLWTASK}$ , see **Table 35** 



## Configuration

## Table 18 Watchdog timer

Symbol	Description	Value	Unit	Tol Class	Chapter
<i>EV</i> <sub>WDOG</sub>	Reaction if watchdog timer is not reset in time	Auto- restart	_	_	<b>Chapter 3.4.10</b>

## 4.1.8 Mode thresholds

### Table 19 CRM and ZV-RVS mode thresholds

Symbol	Description	Value	Unit	Tol Class	Chapter
I <sub>SETRVS2CRM</sub> %	Current set-point threshold in percentage of nominal set-point for switching over from ZV-RVS mode to CRM	60	%	_	Chapter 3.3.2.4
I <sub>SETCRM2RVS</sub> %	Current set-point threshold in percentage of nominal set-point for switching over from CRM to ZV-RVS mode	40	%	_	
V <sub>ZCDRVS2CRM</sub>	ZCD pin threshold for switching over from ZV-RVS mode to CRM	0.81	V	TC_V3a	
V <sub>ZCDCRM2RVS</sub>	ZCD pin threshold for switching over from CRM to ZV-RVS mode	0.74	V	TC_V3a	

### **4.1.9 Jitter**

### Table 20 Frequency Jitter

Symbol	Description	Value	Unit	Tol Class	Chapter
V <sub>VSJitteren</sub>	VS pin Input voltage Vin jitter enable threshold	1.486	V	TC_V1a	Chapter 3.3.5
$d_{\text{Jitterspread}}$ %	Frequency jitter spread on a percentage base of switching frequency	6.25	%	TC_T1	
t <sub>Jitterstpdel</sub>	Time delay for next frequency jitter step based on time period <sup>36)</sup>	1.0	ms	TC_T1	

### **4.1.10** Others

## Table 21 Propagation delay compensation (PDC)

Symbol	Description	Value	Unit	Tol Class	Chapter
$t_{PDC}$	Total propagation delay period to compensate OCP1 peak current control	240	ns	_	Chapter 3.3.1.4



Configuration

## 4.2 Tolerance classes for configurable parameters

The are several configurable parameters for voltages, currents, timings, frequencies and temperatures available, which are correlated with different tolerance ranges. The configurable parameters can be clustered based on the associated hardware peripheral. This clustering is done by means of tolerance classes, which are assigned to each configurable parameter. Parameters defining events, configuration registers, digital numbers or constants are not assigned to tolerance ranges.

The available tolerance classes are named with  $TC\_xxx$  and listed in the following **Table 22**. Described is how minimum and maximum tolerance values can be derived for the typical value  $X_{typ}$  of the configurable parameters.

Table 22 Tolerance classes

TolClass	Description	Min. value	Max. value
TC_T1	Timing and frequency based on main clock	t <sub>typ</sub> x 0.949	t <sub>typ</sub> x 1.051
	MCLK frequency $F_{\text{mclk}}^{40}$	F <sub>typ</sub> x 0.949	F <sub>typ</sub> x 1.051
TC_T2	Timing based on stand-by clock STDBCLK	t <sub>typ</sub> x 0.90	t <sub>typ</sub> x 1.12
	frequency F <sub>stbclk</sub> <sup>41)</sup>	F <sub>typ</sub> x 0.90	F <sub>typ</sub> x 1.12
TC_V1a	Voltage thresholds at pin VS	(V <sub>VStyp</sub> x 0.994) - 0.099V	(V <sub>VStyp</sub> x 1.006) + 0.099V
TC_V1b	Voltage thresholds at pin VS	(V <sub>VStyp</sub> x 0.994) - 0.040V	(V <sub>VStyp</sub> x 1.006) + 0.040V
TC_V2	Voltage threshold for OCP1 comparator at pin CS	V <sub>CSOCP1typ</sub> - 0.034V	$V_{\text{CSOCP1typ}} + 0.034V$
TC_V3a	Voltage threshold at pin ZCD	(V <sub>ZCDtyp</sub> x 0.995) - 0.091V	$(V_{\text{ZCDtyp}} \times 1.005) + 0.091V$
TC_V3b	Voltage threshold at pin ZCD	(V <sub>ZCDtyp</sub> x 0.995) - 0.024V	$(V_{\text{ZCDtyp}} \times 1.005) + 0.024V$
TC_V4	Voltage threshold at pin FB	(V <sub>FBtyp</sub> x 0.984) - 0.084V	$(V_{\rm FBtyp} \times 1.016) + 0.084V$
TC_R1	Range 1 for resistor threshold at pin MFIO	see <b>Figure 47</b>	see <b>Figure 47</b>
TC_R2	Range 2 for resistor threshold at pin MFIO	see <b>Figure 48</b>	see <i>Figure 48</i>

 $F_{\text{mclk}} = 50 \text{MHz(typ.)}$ 

<sup>&</sup>lt;sup>41</sup>  $F_{\text{stbclk}} = 500 \text{kHz(typ.)}$ 



## Configuration




Figure 47 Tolerance class TC\_R1 for resistor threshold R<sub>MFIOthres</sub> at pin MFIO



Figure 48 Tolerance class TC\_R2 for resistor threshold R<sub>MFIOthres</sub> at pin MFIO



#### **Electrical characteristics**

#### 5 **Electrical characteristics**

All signals are measured with respect to ground pin GND, except the high-side signals at pins HSVCC and HSGD, which are measured with respect to pin HSGND. The voltage levels are valid if other ratings are not violated.

#### 5.1 **Definitions**

Figure 49 illustrates the definition for the voltage and current parameters used in this data sheet.




Figure 49 **Voltage and current definitions** 

Values indicated under "absolute maximum ratings" must not be exceeded.

Values indicated under "operating conditions" can be exceeded if a corresponding explicit "absolute maximum rating" is given for this parameter, but the related function of the device is not ensured.

#### **5.2** Absolute maximum ratings

Attention: Stresses above the values listed below may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. These values are not tested during production test. For the same reason make sure that any capacitors that will be connected to pins VCC and HSVCC are discharged before assembling the application circuit.

Table 23 **Absolute maximum rantings** 

Parameter	Symbol	Symbol Limit values		Unit	Remarks
		Min.	Max.		
Voltage at pin <i>HV</i>	$V_{HV}$	-0.3	600	V	42)
Current into pin HV	I <sub>HV</sub>	_	10	mA	42)
Voltage at pin <i>VCC</i>	V <sub>VCC</sub>	-0.5	26	V	42)
Voltage at pin <i>MFIO</i>	$V_{MFIO}$	-0.5	3.6	V	42)
Voltage at pin <i>VS</i>	$V_{\rm VS}$	-0.5	3.6	V	42)
Voltage at pin <i>FB</i>	$V_{FB}$	-0.5	3.6	V	42)
Voltage at pin <i>ZCD</i>	$V_{ZCD}$	-0.5	3.6	V	42)
Maximum negative transient voltage at pin ZCD	-V <sub>ZCDN_TR</sub>	_	1.5	V	pulse < 500ns
Maximum permanent negative clamping current for pin <i>ZCD</i>	-I <sub>ZCDCLN_DC</sub>	_	2.5	mA	RMS

<sup>42</sup> Permanently applied as DC value.



### **Electrical characteristics**

Table 23 Absolute maximum rantings (continued)

Parameter	Symbol	Limit v	alues	Unit	Remarks
		Min.	Max.		
Maximum transient negative clamping current for pin <i>ZCD</i>	-I <sub>ZCDCLN_TR</sub>	_	10	mA	pulse < 500ns
Voltage at pin <i>CS</i>	V <sub>CS</sub>	-0.5	3.6	V	42)
Maximum negative transient voltage at pin CS	-V <sub>CSN_TR</sub>	_	3.0	V	pulse < 500ns
Maximum permanent negative clamping current for pin <i>CS</i>	-/ <sub>CSCLN_DC</sub>	_	2.5	mA	RMS
Maximum transient negative clamping current for pin <i>CS</i>	-/ <sub>CSCLN_TR</sub>	_	10	mA	pulse < 500ns
Maximum permanent positive clamping current for pin <i>CS</i>	I <sub>CSCLP_DC</sub>	_	2.5	mA	RMS
Maximum transient positive clamping current for pin <i>CS</i>	I <sub>CSCLP_TR</sub>	_	10	mA	pulse < 500ns
Voltage at pin <i>LSGD</i>	$V_{LSGD}$	-0.5	V <sub>VCC</sub> +0.3	V	Limited by internal clamping
Voltage at pin <i>HSGND</i>	V <sub>HSGND</sub>	-650	650	V	referred to GND
Voltage at pin <i>HSVCC</i>	$V_{HSVCC}$	-0.5	26	V	referred to HSGND
Voltage at pin <i>HSGD</i>	$V_{HSGD}$	-0.5	<i>V</i> <sub>HSVCC</sub> +0 .3	V	referred to HSGND
Slew-rate for floating high-side domain	dV <sub>HS</sub> /dt	-50	50	V/ns	
Junction operation temperature	TJ	-40	125	°C	
Storage temperature	T <sub>S</sub>	-55	150	°C	
Maximum power dissipation	P <sub>TOT</sub>	_	0.63	W	$T_{A} = 50 ^{\circ}\text{C},$ $T_{J} = 125 ^{\circ}\text{C},$ $R_{\text{thJA}} = 119 \text{K/W}$
Soldering temperature	T <sub>Sold</sub>	_	260	°C	43) Wave soldering
ESD capability	$V_{HBM}$	_	1500	V	44) Human body model
	$V_{CDM}$	_	500	V	45) Charged device model
Latch-up capability	I <sub>LU</sub>	_	150	mA	46) Pin voltages acc. to abs. max. ratings

<sup>&</sup>lt;sup>42</sup> Permanently applied as DC value.

<sup>&</sup>lt;sup>43</sup> According to JESD22-A111A

<sup>44</sup> According to ANSI/ESDA/JEDEC JS-001-2012

<sup>&</sup>lt;sup>45</sup> According to JESD22-C101F

<sup>&</sup>lt;sup>46</sup> According to JESD78D, 85 °C (Class II) temperature



### **Electrical characteristics**

## **5.3** Package characteristics

Table 24 Package characteristics

Parameter	Symbol	Va	Values		Remarks	
		Min.	Max.			
Thermal resistance from junction to ambient	R <sub>thJA</sub>	_	119	K/W	PG-DSO-14, JEDEC 1s0p	
Creepage distance between HV and HSxxx pins vs. GND-related pins	D <sub>CR</sub>	2.1	_	mm		

## **5.4** Operating range

*Table 25* shows the recommended operating range.

Table 25Operating conditions

Parameter	Symbol	Limit va	alues	Unit	Remarks	
		Min.	Max.			
Junction operation temperature	TJ	-25	125	°C		
Voltage at pin <i>HV</i>	V <sub>HV</sub>	-0.3	600	٧		
External voltage at pin VCC	V <sub>VCC</sub>	11	24	V	Max. value needs to consider internal power losses	
Voltage at pin <i>MFIO</i>	$V_{MFIO}$	-0.3	3.3	V		
Voltage at pin <i>FB</i>	$V_{FB}$	-0.3	3.3	٧		
Voltage at pin ZCD	$V_{ZCD}$	-0.3	3.3	V		
Voltage at pin CS	$V_{CS}$	-0.3	3.3	٧		
Voltage at pin <i>LSGD</i>	$V_{LSGD}$	-0.3	V <sub>VCC</sub> + 0.3	V	Internally clamped at V <sub>LSGDhigh</sub>	
Low state output reverse current at pin LSGD	-/ <sub>LSGDLREV</sub>	_	100	mA	<sup>47)</sup> Applies if $V_{LSGD} < 0 \text{ V}$ and driver at low state	
Voltage at pin <i>HSGD</i>	$V_{HSGD}$	-0.3	V <sub>HSVCC</sub> + 0.3	V	Internally clamped at V <sub>HSGDhigh</sub>	
Low state output reverse current at pin HSGD	-/ <sub>HSGDLREV</sub>	_	100	mA	47) Applies if $V_{\rm HSGD}$ < 0 V and driver at low state	
Voltage at pin <i>HSVCC</i>	V <sub>HSVCC</sub>	10	24	V	Referred to HSGND	
Voltage at pin <i>HSGND</i>	$V_{HSGND}$	-0.3	600	V		
UART Baudrate at pin <i>MFIO</i>	$t_{BD}$	10k	115k	Bd		

Assured by design.



### **Electrical characteristics**

### 5.5 DC electrical characteristics

The electrical characteristics involve the spread of values given within the specified supply voltage and junction temperature range  $T_J$  from –25 °C to 125 °C. Typical values represent the median values related to  $T_J$  = 25 °C. All voltages refer to *GND*, *HSGND* and the assumed supply voltage is  $V_{VCC}$  = 12 V and  $V_{HSVCC}$  = 12 V, if not otherwise mentioned.

The following characteristics are specified:

- Pin HV (Table 26)
- Pin VCC (Table 27)
- Floating HS domain (*Table 28*)
- Pin *LSGD* (*Table 29*)
- Pin VS (**Table 30**)
- Pin CS (Table 31)
- Pin FB (Table 32)
- Pin MFIO (Table 33)
- Pin ZCD (**Table 34**)
- Central control functions (*Table 35*)

### Table 26 Electrical characteristics of Pin HV

Parameter	Symbol		Values			Note or test
		Min.	Тур.	Max.		condition
HV peak VCC charge current capability	I <sub>HVcharge</sub> VCC	2.4	5.0	7.5	mA	$V_{\text{HV}} = 30 \text{ V}$
Leakage current at HV pin	I <sub>HVLK</sub>	_	_	10	μΑ	V <sub>HV</sub> = 600 V, HV start-up cell disabled

#### Table 27 Electrical characteristics of Pin VCC

Parameter	Symbol		Values			Note or test
		Min.	Тур.	Max.		condition
VCC turn-on threshold	V <sub>VCCon</sub>	19.0	20.5	22.0	٧	Rising slope
VCC turn-off threshold	$V_{VCCoff}$	7.98	8.40	8.82	٧	Falling slope
VCC threshold for turning on the HV start- up cell during sleep mode	V <sub>VCCslpHVon</sub>	9.97	10.50	11.03	V	Falling slope
VCC UVOFF current	lvccuvoff	_	20	40	μΑ	V <sub>VCC</sub> < V <sub>VCCoff(min)</sub> – 0.3 V
VCC operating current	l <sub>VCCop</sub>	_	11.0	14.5	mA	Without gate driver gate charge losses and during brown-in phase
VCC quiescent current during burst mode power saving-phase	I <sub>VCCBMpsm0</sub>	_	0.7	3.4	mA	Burst mode entered; pin MFIO and FB open
		_	_	1.5	mA	as for $I_{VCCBMpsm0}$ , $T_J = 85  ^{\circ}C$

<sup>48</sup> Max. peak charge current will be limited in the application by an external resistor connected to HV pin.



### **Electrical characteristics**

### Table 27 Electrical characteristics of Pin VCC (continued)

Parameter	Symbol	Values			Unit	Note or test
		Min.	Тур.	Max.		condition
VCC quiescent current during bang-bang mode	I <sub>VCCBB</sub>	_	0.32	0.58	mA	Protection mode entered; pin <i>MFIO</i> and <i>FB</i> open

## Table 28 Electrical characteristics of Floating HS domain

Parameter	Symbol	Values			Unit	
		Min.	Тур.	Max.		condition
HSVCC turn-on threshold	V <sub>HSVCCon</sub>	8.7	9.2	9.7	V	Rising slope
HSVCC turn-off threshold	V <sub>HSVCCoff</sub>	6.2	6.7	7.2	V	Falling slope
HSVCC idle current	/ <sub>HSVCCidle</sub>	_	0.3	0.8	mA	Without gate driver gate charge losses, $V_{\rm HSVCC}$ = 14 V
HSGD enabling delay time after HSVCC voltage is exceeding $V_{ m HSVCCon}(max)$	$t_{HSGDendel}$	_	2.3	4.1	μs	V <sub>HSVCC</sub> = 11 V
HSGD voltage at high state	V <sub>HSGDhigh</sub>	10	11	12	V	$I_{\text{HSGD}} = -20 \text{ mA}$
		7	_	_	V	$I_{\text{HSGD}} = -20 \text{ mA},$ $V_{\text{HSVCC}} = 8 \text{ V}$
HSGD voltage at active shutdown	$V_{HSGDaSD}$	_	25	200	mV	$I_{\text{HSGD}} = 20 \text{ mA},$ $V_{\text{HSVCC}} = 5 \text{ V}$
HSGD peak source current	-/ <sub>HSGDpksrc</sub>	130	_	_	mA	
HSGD peak sink current	I <sub>HSGDpksnk</sub>	450	_	_	mA	

### Table 29 Electrical characteristics of Pin LSGD

Parameter	Symbol		Values		Unit	Note or test condition
		Min.	Тур.	Max.		
LSGD voltage at high state	$V_{LSGDhigh}$	9.9	10.5	11.1	V	<i>I</i> <sub>LSGD</sub> = −20 mA
		7.5	_	_	V	$I_{LSGD}$ = -20 mA, $V_{VCC}$ = 8 V
LSGD voltage at active shutdown	$V_{LSGDaSD}$	_	_	1.6	V	$I_{LSGD} = 5 \text{ mA},$ $V_{VCC} = 5 \text{ V}$
LSGD peak source current	-I <sub>LSGDpksrc</sub>	306	_	<u> </u>	mA	
LSGD peak sink current	/ <sub>LSGDpksnk</sub>	800	_	_	mA	

### Table 30 Electrical characteristics of Pin VS

Parameter	Symbol		Values		Unit	
		Min.	Тур.	Max.		condition
VS leakage current	I <sub>VSlk</sub>	-0.2	_	0.2	μΑ	0 V < V <sub>VS</sub> < 2.9 V
VS dynamic voltage range	$V_{VS}$	0	_	$V_{REF}$	V	
VS brown-in detection time period	t <sub>VSBIdet</sub>	_	5.2	_	ms	Brown-in phase



### **Electrical characteristics**

### Table 30 Electrical characteristics of Pin VS (continued)

Parameter	Symbol	Values			Unit	Note or test
		Min.	Тур.	Max.		condition
VS pin blanking time for input voltage <i>Vin</i> slow brown-out protection	$t_{ m VSSBOPbl}$	41.6	44.0	46.4	ms	V <sub>VS</sub> < V <sub>VSSBOP</sub>

### Table 31 Electrical characteristics of Pin CS

Parameter	Symbol		Values		Unit	Note or test condition
		Min.	Тур.	Max.		
CS leakage current	I <sub>CSIk</sub>	-10	_	10	μΑ	0 V < V <sub>CS</sub> < 2.8 V
CS OCP1 maximum operating current range	$V_{CSOPmax}$	405	437	469	mV	
CS OCP1 propagation delay	t <sub>CSOCP1pd</sub>	121	213	305	ns	input signal slope, dV <sub>CS</sub> /dt = 150 mV/μs
CS OCP2 threshold	V <sub>CSOCP2</sub>	550	600	650	mV	
CS OCP2 propagation delay	t <sub>CSOCP2pd</sub>	125	135	190	ns	$dV_{CS}/dt = 100 V/\mu s$

## Table 32 Electrical characteristics of Pin FB

Parameter	Symbol		Values			Note or test
		Min.	Тур.	Max.		condition
FB open circuit output voltage	$V_{FBoc}$	3.04	3.20	3.36	V	
FB pull-up resistor	R <sub>FBpu</sub>	24	30	36	kΩ	
FB minimum operating range	$V_{FBOPmin}$	0.309	0.400	0.491	V	
FB threshold maximum usable range	$V_{FBOPmax}$	_	_	2.428	V	
FB burst mode wake-up and sleep control threshold	$V_{FBBMctrl}$	1.48	1.60	1.72	V	During active phase in burst mode
		1.36	1.55	1.61	V	During sleep phase in burst mode
FB burst mode wake-up delay	t <sub>FBBMWKdel</sub>	_	25	31	μs	Burst mode, rising slope

### Table 33 Electrical characteristics of Pin MFIO

Parameter	Symbol		Values			Note or test
		Min.	Тур.	Max.		condition
MFIO open circuit output voltage	$V_{MFIOoc}$	_	$V_{VREF}$	_	V	During active phase
MFIO pull-up resistor	R <sub>MFIOpu</sub>	_	11	_	kΩ	Active phase, internally calibrated for OTP resistor thresholds $R_{MFIOOTPx}$
MFIO input capacitance	C <sub>MFIOIN</sub>	_	_	10	pF	



### **Electrical characteristics**

Table 33 Electrical characteristics of Pin MFIO (continued)

Parameter	Symbol		Values			Note or test
		Min.	Тур.	Max.		condition
MFIO input threshold for logic "0"	$V_{MFIOIL}$	_	_	1.0	V	
MFIO input threshold for logic "1"	$V_{MFIOIH}$	2.0	_	_	V	
MFIO output voltage for logic "0"	$V_{MFIOOL}$	_	_	0.8	V	$I_{MFIOOL} = 2 \text{ mA}$
MFIO output voltage for logic "1"	$V_{MFIOOH}$	2.2	_	_	V	$I_{MFIOOH} = -2 \text{ mA}$
MFIO output sink current	/ <sub>MFIOOL</sub>	_	_	2	mA	
MFIO output source current	-I <sub>MFIOOH</sub>	_	_	2	mA	
Output rise time $(0 \rightarrow 1)$	$t_{MFIOrise}$	_	_	25	ns	20 pF load
Output fall time (1 → 0)	t <sub>MFIOfall</sub>	_	_	25	ns	20 pF load

Table 34 Electrical characteristics of Pin ZCD

Parameter	Symbol	Values			Unit	Note or test
		Min.	Тур.	Max.		condition
ZCD leakage current	I <sub>ZCDlk</sub>	-10	_	10	μΑ	$V_{\rm ZCD} = 0  \text{V} / 3.0  \text{V}$
		-1	_	1	μΑ	$T_{\rm J} = 85^{\circ}{\rm C}$ $V_{\rm ZCD} = 0{\rm V}/3.0{\rm V}$
ZCD threshold for Vout overvoltage protection	$V_{ZCDOVP}$	1.511	1.600	1.632	V	
ZCD voltage threshold for determining ZVS pulse length based on V <sub>ZCD</sub>	V <sub>ZCDtZVSstup</sub>	0.194	0.220	0.246	V	Start-up phase, rising slope
ZCD zero-crossing detection threshold	V <sub>ZCDTHR</sub>	15	40	70	mV	Falling slope
ZCD input voltage negative clamping	-V <sub>ZCDCLN</sub>	140	180	220	mV	

### **Table 35** Electrical characteristics of Central control functions

Parameter	Symbol	Values			Unit	Note or test
		Min.	Тур.	Max.		condition
VDDP power supply	V <sub>VDDP</sub>	3.04	3.20	3.36	V	
VREF reference voltage	$V_{VREF}$	2.391	2.428	2.465	V	
Main clock oscillation period time base	t <sub>MCLK</sub>	15.0	15.8	16.6	ns	
Stand-by clock oscillation period time base	t <sub>STBCLK</sub>	9.0	10.0	11.2	μs	
Slow task period time base	t <sub>SLWTASK</sub>	94	100	106	μs	
Very slow task period time base	t <sub>VSLWTASK</sub>	4.74	5.00	5.26	ms	
Sampling time period	t <sub>sample</sub>	94	100	106	μs	
Restart step time base for auto-restart mode	$t_{ARMbase}$	270	300	336	ms	Base for configurable autorestart time $t_{ARMslp}$ when auto-restart mode entered



## **Electrical characteristics**

Table 35 Electrical characteristics of Central control functions (continued)

Parameter	Symbol	Values			Unit	Note or test
		Min.	Тур.	Max.		condition
HW initialization time period after IC activation for VCC turn-on	t <sub>HWini</sub>	_	3.2	_	ms	V <sub>VCC</sub> > V <sub>VCCon</sub> after UVOFF
Time period for initial start-up conditions check	t <sub>stupcheck</sub>	1.89	2.00	2.11	ms	Start-up after $V_{VCC} > V_{VCCon}$
Limited maximum change in on-time control for HS switch during CRM operation	$\Delta t_{HSonmaxCRM}$	75	80	85	ns	CRM operation, $t_{\rm HSon}$ not limited by $V_{\rm CSSET}$
Minimum HS switch on-time	t <sub>HSonmin</sub>	284	300	_	ns	



### **Package dimensions**

# 6 Package dimensions

You can find all of our packages, sorts of packing and others in our Infineon internet page "Products: **http://www.infineon.com/products**".

### PG-DSO-14 outline and footprint




Figure 50 Outline




Figure 51 Footprint



## **Revision history**

# **Revision history**

Document version	Date of release	Description of changes
R1.0	30.10.20	Release of final datasheet
R1.1	20.01.21	<ul> <li>Corrected default value for V<sub>ZCDUVP</sub> in table 15</li> <li>Added specification for I<sub>ZCDIk</sub> in table 34</li> <li>Corrected tolerances for V<sub>ZCDtZVSstup</sub> in table 34</li> <li>Corrected TC_V3a and TC_V3b in table 22</li> </ul>

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-01-21 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document?

 ${\bf Email: erratum@infineon.com}$ 

Document reference IFX-mwt1553183552776

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.