



## THE SCA103T DIFFERENTIAL INCLINOMETER SERIES

The SCA103T Series is a 3D-MEMS-based single axis inclinometer family that uses the differential measurement principle. The high calibration accuracy combines extremely low temperature dependency, high resolution and low noise together with a robust sensing element design, to make the SCA103T an ideal choice for high accuracy leveling instruments. The VTI inclinometers are insensitive to vibration due to having over damped sensing elements plus they can withstand mechanical shocks of 20000 g.

# **Features**

- Measuring ranges ±15° SCA103T-D04 and ± 30° SCA103T-D05
- 0.001° resolution (10 Hz BW, analog output)
- Sensing element controlled over damped frequency response (-3dB 18Hz)
- Robust design, high shock durability (20000g)
- Excellent stability over temperature and time
- Common mode error and noise reduction using the differential measurement principle
- Single +5 V supply

- Ratiometric analog voltage outputs
- Digital SPI inclination and temperature output
- Comprehensive failure detection features
  - True self test by deflecting the sensing elements' proof mass by electrostatic force.
  - Continuous sensing element interconnection failure check.
  - Continuous memory parity check.
- RoHS compliant
- Compatible with Pb-free reflow solder process

## **Applications**

- Platform leveling and stabilization
- Rotating laser levels

- Leveling instruments
- Construction levels




Figure 1. Functional block diagram



# **TABLE OF CONTENTS**

The S	CA103T Differential Inclinometer Series	1
Feat	ures	1
App	lications	1
Table	of Contents	
	ectrical Specifications	
1.1	Absolute Maximum Ratings	
1.2	Performance Characteristics	
1.3	Electrical Characteristics	
1.4	SPI Interface DC Characteristics	
1.5	SPI Interface AC Characteristics	
1.6	SPI Interface Timing Specifications	
1.7	Electrical Connection	
1.8	Typical Performance Characteristics	
1.8	3.1 Additional External Compensation	
2 Fu	nctional Description	9
2.1	Differential Measurement	g
2.2	Voltage to Angle Conversion	g
2.3	Ratiometric Output	10
2.4	SPI Serial Interface	10
2.5	Digital Output to Angle Conversion	13
2.6	Self Test and Failure Detection Modes	14
2.7	Temperature Measurement	15
3 Ap	pplication Information	16
3.1	Recommended Circuit Diagrams and Printed Circuit Board Layouts	16
3.2	Recommended Printed Circuit Board Footprint	17
4 Me	echanical Specifications and Reflow Soldering	17
4.1	Mechanical Specifications (Reference only)	
4.2	Reflow Soldering	
5 Do	ocument Change Control	19
6 Co	ontact Information	19



## 1 Electrical Specifications

The SCA103T product family consists of two versions, the SCA103T-D04 and the SCA103T-D05, that differ in measurement range. The specific performance specifications related to each version are listed in the table "SCA103T performance characteristics" below. All other specifications are common to both versions.

The supply voltage is Vdd=5.00V and ambient temperature unless otherwise specified. Parameters marked as D are valid when measured in differential mode using an external differential amplifier. Parameters marked with S are for a single measurement channel. The performance of the selected amplifier may have an effect on some parameters. The differential signal is determined as Out\_diff = Out1 – Out2.

# 1.1 Absolute Maximum Ratings

 $\begin{array}{lll} \text{Supply voltage (V$_{DD}$)} & -0.3 \text{ V to } +5.5 \text{V} \\ \text{Voltage at input / output pins} & -0.3 \text{ V to } (V$_{DD}$ + 0.3 \text{V}) \\ \text{Storage temperature} & -55 ^{\circ}\text{C to } +125 ^{\circ}\text{C} \\ \text{Operating temperature} & -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C} \end{array}$ 

Mechanical shock Drop from 1 metre onto a concrete surface (20000g). Powered or non-powered

#### 1.2 Performance Characteristics

Parameter	D/S	Condition	SCA103T -D04	SCA103T -D05	Units
Measuring range	D	Nominal	±15	±30	o
			±0.26	±0.5	g
Frequency response	S	–3dB LP <sup>(1</sup>	8-28	8-28	Hz
Offset (Output at 0g)	S	Ratiometric output	Vdd/2	Vdd/2	V
Offset calibration error	S		±0.057	±0.11	0
Offset Digital Output	S		1024	1024	LSB
Sensitivity	D		16	8	V/g
		between 01° (2	280	140	mV/°
Sensitivity calibration error	S		±0.5	±0.5	%
Sensitivity Digital Output	D		6554	3277	LSB / g
Offset temperature	D	-2585°C (typical)	±0.002	±0.002	°/°C
dependency		-40125°C (max)	±0.29	±0.29	0
Sensitivity temperature	D	-2585°C (typical)	±0.013	±0.013	%/°C
dependency		-40125°C (max)	-2.5+1	-2.5+1	%
Typical non-linearity	D	Measuring range	±0.057	±0.11	0
Digital output resolution	D		12	12	Bits
		between 01° (2	0.009	0.017	° / LSB
Output noise density	D	From DC100Hz	0.0004	0.0004	° / √Hz
Analog output resolution	D	Bandwidth 10 Hz (3	0.0013	0.0013	0
Cross-axis sensitivity	S	Max.	4	4	%
Ratiometric error	S	Vdd = 4.755.25V	±1	±1	%
Long term stability (4	D		<0.004	<0.004	o

Note 1. The frequency response is determined by the sensing element's internal gas damping.

Note 2. The angle output has SIN curve relationship to voltage output - refer to chapter 2.2

Note 3. Resolution = Noise density \* √(bandwidth)

Note 4. Power continuously connected (@ 23°C)



# 1.3 Electrical Characteristics

Parameter	Condition	Min.	Тур	Max.	Units
Supply voltage Vdd		4.75	5.0	5.25	V
Current consumption	Vdd = 5 V; No load		4	5	mA
Operating temperature		-40		+125	°C
Analog resistive output load	Vout to Vdd or GND	10			kOhm
Analog capacitive output load	Vout to Vdd or GND			20	nF
Start-up delay	Reset and parity check			10	ms

# 1.4 SPI Interface DC Characteristics

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Input terminal CSB						
Pull up current	$V_{IN} = 0 V$	I <sub>PU</sub>	13	22	35	μΑ
Input high voltage		$V_{IH}$	4		Vdd+0.3	V
Input low voltage		$V_{IL}$	-0.3		1	V
Hysteresis		$V_{HYST}$		0.23*Vdd		V
Input capacitance		$C_{IN}$		2		pF
Input terminal MOSI, S	CK					
Pull down current	$V_{IN} = 5 V$	$I_{PD}$	9	17	29	μΑ
Input high voltage		$V_{IH}$	4		Vdd+0.3	V
Input low voltage		$V_{IL}$	-0.3		1	V
Hysteresis		$V_{HYST}$		0.23*Vdd		V
Input capacitance		C <sub>IN</sub>		2		pF
Output terminal MISO						
Output high voltage	I > -1mA	V <sub>OH</sub>	Vdd- 0.5			V
Output low voltage	I < 1 mA	$V_{OL}$			0.5	V
Tristate leakage	0 < V <sub>MISO</sub> < Vdd	I <sub>LEAK</sub>		5	100	pA

# 1.5 SPI Interface AC Characteristics

Parameter	Condition	Min.	Тур.	Max.	Units
Output load	@500kHz			1	nF
SPI clock frequency				500	kHz
Internal A/D conversion time			150		μS
Data transfer time	@500kHz		38		μS



# 1.6 SPI Interface Timing Specifications

Parameter Terminal CSB, SCK	Conditions	Symbol	Min.	Тур.	Max.	Unit
Terminal CSB, SCK Time from CSB (10%) to SCK (90%)		T <sub>LS1</sub>	120			ns
Time from SCK (10%) to CSB (90%) Terminal SCK		T <sub>LS2</sub>	120			ns
		<b>-</b>	4			_
SCK low time	Load capacitance at MISO < 2 nF	$T_CL$	1			μS
SCK high time	Load capacitance at MISO < 2 nF	T <sub>CH</sub>	1			μS
Terminal MOSI, SCK						
Time from changing MOSI (10%, 90%) to SCK (90%). Data setup time		T <sub>SET</sub>	30			ns
Time from SCK (90%) to changing MOSI (10%,90%). Data hold time		T <sub>HOL</sub>	30			ns
Terminal MISO, CSB						
Time from CSB (10%) to stable MISO (10%, 90%).	Load capacitance at MISO < 15 pF	$T_{VAL1}$	10		100	ns
Time from CSB (90%) to high impedance state of MISO.	Load capacitance at MISO < 15 pF	$T_{LZ}$	10		100	ns
Terminal MISO, SCK						
Time from SCK (10%) to stable MISO (10%, 90%).	Load capacitance at MISO < 15 pF	$T_{VAL2}$			100	ns
Terminal CSB						
Time between SPI cycles, CSB at high level (90%)		$T_LH$	15			μS
When using SPI commands RDAX, RDAY, RWTR: Time between SPI cycles, CSB at high level (90%)		TLH	150			μS




Figure 2. Timing diagram for SPI communication



#### 1.7 Electrical Connection

If the SPI interface is not used SCK (pin1), MISO (pin3), MOSI (pin4) and CSB (pin7) must be left floating. Self-test can be activated applying logic "1" (positive supply voltage level) to ST\_1 or ST\_2 pins (pins 10 or 9). Self-test must not be activated for both channels at the same time. If the ST feature is not used, pins 9 and 10 must be left floating or connected to GND. Inclination signals are provided from pins OUT\_1 and OUT\_2.




Figure 3. SCA103T electrical connection

No.	Node	I/O	Description
1	SCK	Input	Serial clock
2	NC	Input	No connect, left floating
3	MISO	Output	Master in slave out; data output
4	MOSI	Input	Master out slave in; data input
5	Out_2	Output	Output 2 (Ch 2)
6	GND	Supply	Ground
7	CSB	Input	Chip select (active low)
8	NC	Input	No connect, left floating
9	ST_2	Input	Self test input for Ch 2
10	ST_1	Input	Self test input for Ch 1
11	Out_1	Output	Output 1(Ch 1)
12	VDD	Supply	Positive supply voltage (+5V DC)

## 1.8 Typical Performance Characteristics

Typical offset and sensitivity temperature dependencies of SCA103T are presented in following diagrams. These results represent the typical performance of SCA103T components. The mean value and 3 sigma limits (mean  $\pm$  3× standard deviation) and specification limits are presented in following diagrams. The 3 sigma limits represents 99.73% of the SCA103T population.






Figure 4. Typical temperature dependency of SCA103T offset




Figure 5. Typical temperature dependency of SCA103T sensitivity

#### 1.8.1 Additional External Compensation

To achieve the best possible accuracy, the temperature measurement information and typical temperature dependency curve can be used for SCA103T sensitivity temperature dependency compensation. The offset temperature dependency curves do not have any significant tendency so there is no need for any additional external compensation for offset.

By using an additional 3rd order polynome compensation curve based on average sensitivity temperature dependency curve and temperature measurement information, it is possible to reduce sensitivity temperature dependency from 0.013%/°C down to 0.005%/°C.

The equation for the fitted 3<sup>rd</sup> order polynome curve is:

 $Scorr = -0.0000005 * T^3 - 0.00005 * T^2 + 0.0032 * T - 0.031$ 

Where:

Scorr: 3<sup>rd</sup> order polynome fitted to average sensitivity temperature dependency curve temperature in °C (Refer to paragraph 2.7- Temperature Measurement)

VTI Technologies Oy

Subject to changes

7/19

www.vti.fi

Doc.Nr. 8261700

Rev.A



The calculated compensation curve can be used to compensate for the temperature dependency of the SCA103T sensitivity by using following equation:

$$SENScomp = SENS*(1 + Scorr/100)$$

Where:

SENScomp temperature compensated sensitivity

SENS Nominal sensitivity (16V/g SCA103T-D04, 8V/g SCA103T-D05)

The typical sensitivity temperature dependency after 3rd order compensation is shown in the figure below.




Figure 6. The temperature dependency of 3<sup>rd</sup> order compensated SCA103T sensitivity



## 2 Functional Description

#### 2.1 Differential Measurement

The measuring axis of SCA103T sensing elements are mutually opposite in direction, thus providing two inclination signals which can be differentiated externally, either by using a differential amplifier or a microcontroller.

The differential measurement principle removes all common mode measurement errors. Most of the error sources have similar effects on both sensing elements. These errors are removed from measurement result during signal differentiation. The differential measurement principle gives very efficient noise reduction, improved long term stability and extremely low temperature dependency.

Typical output characteristics (Channels 1, 2 and differential output: OUT1-OUT2) are presented in the figure below. For differential amplifier connection refer to the recommended circuit diagram.




Figure 7. Differential output characteristics

#### 2.2 Voltage to Angle Conversion

The analog output behavior of the SCA103T is described in the figure below. The arrow represents the measuring axis direction marking on the top of SCA103T package.




Figure 8. Behavior of the analog output

The analog output can be transferred to angle by using the following equation for conversion:



$$\alpha = \arcsin\left(\frac{V_{Dout} - Offset}{Sensitivity}\right)$$

where Offset is the output of the device at  $0^{\circ}$  inclination position, Sensitivity is the sensitivity of the device and  $V_{Dout}$  is the output of differential amplifier.

In the case of differential amplifier connection shown in the chapter Recommended circuit diagram the nominal offset output is 0 V and the sensitivity is 16 V/g with SCA103T-D04 and 8 V/g with SCA103T-D05.

Angles close to 0° inclination can be estimated quite accurately with straight line conversion but for best possible accuracy arcsine conversion is recommended to be used. Following table shows the angle measurement error if straight line conversion is used.

Straight line conversion equation:

$$\alpha = \frac{V_{Dout} - Offset}{Sensitivity}$$

Where: Sensitivity = 280mV/° with SCA103T-D04 or Sensitivity= 140mV/° with SCA103T-D05

Tilt angle [°]	Straight line conversion error [°]
0	0
1	0.0027
2	0.0058
3	0.0094
4	0.0140
5	0.0198
10	0.0787
15	0.2185
30	1.668

#### 2.3 Ratiometric Output

Ratiometric output means that the zero offset point and sensitivity of the sensor are proportional to the supply voltage. If the SCA103T supply voltage is fluctuating, the SCA103T output will also vary. When the same reference voltage for both the SCA103T sensor and the measuring part (A/D-converter) is used, the error caused by reference voltage variation is automatically compensated.

#### 2.4 SPI Serial Interface

A Serial Peripheral Interface (SPI) system consists of one master device and one or more slave devices. The master is defined as a microcontroller providing the SPI clock and the slave as any integrated circuit receiving the SPI clock from the master. The ASIC in VTI Technologies' products always operates as a slave device in master-slave operation mode.

The SPI has a 4-wire synchronous serial interface. Data communication is enabled with a low active Slave Select or Chip Select wire (CSB). Data is transmitted by a 3-wire interface consisting of wires for serial data input (MOSI), serial data output (MISO) and serial clock (SCK).






Figure 9. Typical SPI connection

The SPI interface in VTI products is designed to support any micro controller that uses SPI bus. Communication can be carried out by software or hardware based SPI. Please note that in the case of hardware based SPI, the received acceleration data is 11 bits. The data transfer uses the following 4-wire interface:

master out slave in	$\mu P \rightarrow SCA103T$
master in slave out	SCA103T $\rightarrow \mu P$
serial clock	$\mu P \rightarrow SCA103T$
chip select (low active)	$\mu P \to SCA103T$
	master in slave out serial clock

Each transmission starts with a falling edge of CSB and ends with the rising edge. During transmission, commands and data are controlled by SCK and CSB according to the following rules:

- commands and data are shifted; MSB first, LSB last
- each output data/status bits are shifted out on the falling edge of SCK (MISO line)
- each bit is sampled on the rising edge of SCK (MOSI line)
- after the device is selected with the falling edge of CSB, an 8-bit command is received. The command defines the operations to be performed
- the rising edge of CSB ends all data transfer and resets internal counter and command register
- if an invalid command is received, no data is shifted into the chip and the MISO remains in high impedance state until the falling edge of CSB. This reinitializes the serial communication.
- data transfer to MOSI continues immediately after receiving the command in all cases where data is to be written to SCA103T's internal registers
- data transfer out from MISO starts with the falling edge of SCK immediately after the last bit of the SPI command is sampled in on the rising edge of SCK
- maximum SPI clock frequency is 500kHz
- maximum data transfer speed for RDAX and RDAY is 5300 samples per sec / channel

SPI command can be either an individual command or a combination of command and data. In the case of combined command and data, the input data follows uninterruptedly the SPI command and the <u>output data is shifted out in parallel with the input data</u>.

The SPI interface uses an 8-bit instruction (or command) register. The list of commands is given in Table below.



Command	Command	Description:
name	format	
MEAS	00000000	Measure mode (normal operation mode after power on)
RWTR	00001000	Read and write temperature data register
RDSR	00001010	Read status register
RLOAD	00001011	Reload NV data to memory output register
STX	00001110	Activate Self test for X-channel
STY	00001111	Activate Self test for Y-channel
RDAX	00010000	Read X-channel acceleration through SPI
RDAY	00010001	Read Y-channel acceleration through SPI

**Measure mode (MEAS)** is the standard operation mode after power-up. During normal operation, MEAS command is the exit command from Self test.

Read temperature data register (RWTR) reads the temperature data register during normal operation without effecting the operation. Temperature data register is updated every 150  $\mu s$ . The load operation is disabled whenever the CSB signal is low, hence CSB must stay high at least 150  $\mu s$  prior to the RWTR command in order to guarantee correct data. The data transfer is presented in figure 10 below. The data is transferred MSB first. In normal operation, it does not matter what data is written into temperature data register during the RWTR command and hence writing all zeros is recommended.




Figure 10. Command and 8 bit temperature data transmission over the SPI

**Self test for X-channel (STX)** activates the self test function for the X-channel (Channel 1). The internal charge pump is activated and a high voltage is applied to the X-channel acceleration sensor element electrode. This causes the electrostatic force that deflects the beam of the sensing element and simulates the acceleration to the positive direction. The self-test is de-activated by giving the MEAS command. **The self test function must not be activated for both channels at the same time.** 

**Self test for Y-channel (STY)** activates the self test function for the Y-channel (Channel 2). The internal charge pump is activated and a high voltage is applied to the Y-channel acceleration sensor element electrode.

**Read X-channel acceleration (RDAX)** accesses the AD converted X-channel (Channel 1) acceleration signal stored in acceleration data register X.

**Read Y-channel acceleration (RDAY)** accesses the AD converted Y-channel (Channel 2) acceleration signal stored in acceleration data register Y.

During normal operation, acceleration data registers are reloaded every 150  $\mu$ s. The load operation is disabled whenever the CSB signal is low, hence CSB must stay high at least 150  $\mu$ s prior to the RDAX command in order to guarantee correct data. Data output is an 11-bit digital word that is fed out MSB first and LSB last.






Figure 11. Command and 11 bit acceleration data transmission over the SPI

# 2.5 Digital Output to Angle Conversion

The acceleration measurement results in RDAX and RDAY data registers are in 11 bit digital word format. The data range is from 0 to 2048. The nominal content of RDAX and RDAY data registers in zero angle position are:

Binary: 100 0000 0000

Decimal: 1024

To obtain the differential digital output value, Dout, RDAY must be subtracted from RDAX.

Dout = RDAX - RDAY

The transfer function from differential digital output to angle can be presented as

$$\alpha = \arcsin\left(\frac{D_{out}[LSB] - D_{out@0^{\circ}}[LSB]}{Sens[LSB/g]}\right)$$

where;

 $D_{out}$  differential digital output (RDAX – RDAY)

 $D_{\it out@0^{\circ}}$  digital offset value, nominal value = 0 in differential mode

 $\alpha$  angle

Sens sensitivity of the device. (SCA103T-D04: 6554, SCA103T-D05: 3277)

As an example, the following table contains SCA103T-D04 data register values and calculated differential digital output values with -5, -1 0, 1 and 5 degree tilt angles.

Angle [°]	Acceleration [mg]	RDAX	RDAY	DOUT (RDAX–RDAY)
-5	-87.16	dec: 739 bin: 010 1110 0011	dec: 1309 bin: 101 0001 1101	dec: -570
-1	-17.45	dec: 967 bin: 011 1100 0111	dec: 1081 bin: 100 0011 1001	dec: -144
0	0	dec: 1024 bin: 100 0000 0000	dec: 1024 bin: 100 0000 0000	dec: 0
1	17.45	dec: 1081 bin: 100 0011 1001	dec: 967 bin: 011 1100 0111	dec: 114
5	87.16	dec: 1309 bin: 101 0001 1101	dec: 739 bin: 010 1110 0011	dec: 570



#### 2.6 Self Test and Failure Detection Modes

To ensure reliable measurement results, the SCA103T has continuous interconnection failure and calibration memory validity detection. A detected failure forces the output signal close to power supply ground or VDD level, outside the normal output range. The normal output ranges are: analog 0.25-4.75 V (@Vdd=5V) and SPI 102...1945 counts.

The calibration memory validity is verified by continuously running parity checks for the control register memory content. In a case where a parity error is detected the control register is automatically re-loaded from the EEPROM. If a new parity error is detected after re-loading data both analog output voltages are forced to go close to ground level (<0.25 V) and SPI outputs goes below 102 counts.

The SCA103T also includes a separate self test mode. The true self test simulates acceleration, or deceleration, using an electrostatic force. The electrostatic force simulates acceleration that is high enough to deflect the proof mass to its extreme positive position, and this causes the output signal to go to the maximum value. The self test function is activated either by a separate on-off command on the self test input, or through the SPI.

The self-test generates an electrostatic force, deflecting the sensing element's proof mass, thus checking the complete signal path. The true self test performs following checks:

- Sensing element movement check
- ASIC signal path check
- PCB signal path check
- Micro controller A/D and signal path check

The created deflection can be seen both in the SPI and analogue output. The self test function is activated digitally by a STX or STY command, and de-activated by a MEAS command. Self test can be also activated applying logic"1" (positive supply voltage level) to ST pins (pins 9 & 10) of SCA103T. The self test Input high voltage level is 4 – Vdd+0.3 V and input low voltage level is 0.3 – 1 V. The self test function must not be activated for both channels at the same time.




Figure 12. Self test wave forms

#### Self test characteristics:

T1 [ms]	T2 [ms]	T3 [ms]	T4 [ms]	T5 [ms]	V2:	V3:
20-100	Typ. 25	Typ. 30	Typ. 55	Typ. 15	Min 0.95*VDD	0.95*V1-1.05*V1
					(4.75V @Vdd=5V)	

V1 = initial output voltage before the self test function is activated.

V2 = output voltage during the self test function.

V3 = output voltage after the self test function has been de-activated and after stabilization time Please note that the error band specified for V3 is to guarantee that the output is within 5% of the initial value after the specified stabilization time. After a longer time (max. 1 second) V1=V3. T1 = Pulse length for Self test activation

VTI Technologies Oy
Subject to changes
14/19
www.vti.fi
Doc.Nr. 8261700
Rev.A



T2 = Saturation delay

T3 = Recovery time

T4 = Stabilization time =T2+T3

T5 = Rise time during self test

## 2.7 Temperature Measurement

The SCA103T has an internal temperature sensor, which is used for internal offset compensation. The temperature information is also available for additional external compensation. The temperature sensor can be accessed via the SPI interface and the temperature reading is an 8-bit word (0...255). The transfer function is expressed by the following formula:

$$T = \frac{Counts - 197}{-1.083}$$

Where:

Counts Temperature reading Temperature in °C

The temperature measurement output is not calibrated. The internal temperature compensation routine uses relative results where absolute accuracy is not needed. If the temperature measurement results are used for additional external compensation then one point calibration in the system level is needed to remove the offset. With external one point calibration the accuracy of the temperature measurement is about  $\pm 1~^{\circ}\text{C}$ .



## 3 Application Information

## 3.1 Recommended Circuit Diagrams and Printed Circuit Board Layouts

The SCA103T should be powered from well regulated 5 V DC power supply. Coupling of digital noise to power supply line should be minimized. A 100nF filtering capacitor between VDD pin 12 and GND plane must be used.

The SCA103T has ratiometric output. To achieve the best performance use the same reference voltage for both the SCA103T and Analog/Digital converter.

Use low pass RC filters with 5.11  $k\Omega$  and 10nF on the SCA103T outputs to minimize clock noise.

Locate the 100nF power supply filtering capacitor close to VDD pin 12. Use as short a trace length as possible. Connect the other end of capacitor directly to the ground plane. Connect the GND pin 6 to underlying ground plane. Use as wide ground and power supply planes as possible. Avoid narrow power supply or GND connection strips on PCB.

External instrumentation amplifier connection example is shown below.





Figure 13. Differential amplifier connection and layout example

The recommended connection example for SPI connection is shown below.






Figure 14. SPI connection example



# 3.2 Recommended Printed Circuit Board Footprint




Figure 15.

Recommended PCB footprint

# 4 Mechanical Specifications and Reflow Soldering

# 4.1 Mechanical Specifications (Reference only)

Lead frame material: Copper Plating: Nickel followed by Gold

Solderability: JEDEC standard: JESD22-B102-C RoHS compliance: RoHS compliant lead-free component.

Co-planarity error 0.1mm max.
The part weights <1.2 g




Figure 16. Mechanical dimensions of the SCA103T. (Dimensions in mm)



## 4.2 Reflow Soldering

The SCA103T is suitable for Sn-Pb eutectic and Pb-free soldering process and mounting with normal SMD pick-and-place equipment.




Figure 17. Recommended SCA103T body temperature profile during reflow soldering. Ref. IPC/JEDEC J-STD-020B.

Profile feature	Sn-Pb Eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>L</sub> to T <sub>P</sub> )	3°C/second max.	3°C/second max.
Preheat		
- Temperature min (T <sub>smin</sub> )	100°C	150°C
- Temperature max (T <sub>smax</sub> )	150°C	200°C
- Time (min to max) (ts)	60-120 seconds	60-180 seconds
Tsmax to T, Ramp up rate		3°C/second max
Time maintained above:		
- Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak temperature (T <sub>P</sub> )	240 +0/-5°C	250 +0/-5°C
Time within 5°C of actual Peak Temperature (T <sub>P</sub> )	10-30 seconds	20-40 seconds
Ramp-down rate	6°C/second max	6°C/second max
Time 25° to Peak temperature	6 minutes max	8 minutes max

The Moisture Sensitivity Level of the part is 3 according to the IPC/JEDEC J-STD-020B. The part should be delivered in a dry pack. The manufacturing floor time (out of bag) in the customer's end is 168 hours.

#### Notes:

- Preheating time and temperatures according to solder paste manufacturer.
- It is important that the part is parallel to the PCB plane and that there is no angular alignment error from intended measuring direction during the assembly process.
- Wave soldering is not recommended.
- **Ultrasonic cleaning is not allowed**. The sensing element may be damaged by an ultrasonic cleaning process.



## 5 Document Change Control

Version	Date	Change Description
Α	1.906	Initial release

#### 6 Contact Information

Finland (head office)

VTI Technologies Oy P.O. Box 27 Myllynkivenkuja 6 FI-01621 Vantaa Finland

Tel. +358 9 879 181 Fax +358 9 8791 8791 E-mail: sales@vti.fi

Japan

VTI Technologies Oy Tokyo Office Tokyo-to, Minato-ku 2-7-16 Bureau Toranomon 401105-0001 Japan

Tel. +81 3 6277 6618 Fax +81 3 6277 6619 Germany

VTI Technologies Oy Branch Office Frankfurt Rennbahnstrasse 72-74 D-60528 Frankfurt am Main,

Germany

Tel. +49 69 6786 880 Fax +49 69 6786 8829 E-mail: sales.de@vti.fi

China

VTI Technologies Shanghai Office 6th floor, Room 618 780 Cailun Lu Pudong New Area 201203 Shanghai P.R. China Tel. +86 21 5132 0418 or +86 21 5132 0400 \*112

Fax +86 21 513 20 416 E-mail: forename.surname@vti.fi USA

VTI Technologies, Inc. One Park Lane Blvd. Suite 804 - East Tower Dearborn, MI 48126 USA

Tel. +1 313 425 0850 Fax +1 313 425 0860

E-mail sales@vtitechnologies.com

To find out your local sales representative visit www.vti.fi

VTI Technologies reserves all rights to modify this document without prior notice.